Dynamically adjustable erase and program levels for...

Static information storage and retrieval – Floating gate – Particular biasing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S185180, C365S185190, C365S185220

Reexamination Certificate

active

08036044

ABSTRACT:
Degradation of non-volatile storage elements is reduced by adaptively adjusting erase-verify levels and program-verify levels. The number of erase pulses, or the highest erase pulse amplitude, needed to complete an erase operation is determined. When the number, or amplitude, reaches a limit, the erase-verify level is increased. As the erase-verify level is increased, the number of required erase pulses decreases since the erase operation can be completed more easily. An accelerating increase in the degradation is thus avoided. One or more program-verify levels can also be increased in concert with changes in the erase-verify level. The one or more program-verify levels can increase by the same increment as the erase-verify level to maintain a constant threshold voltage window between the erased state and a programmed state, or by a different increment. Implementations with binary or multi-level storage elements are provided.

REFERENCES:
patent: 5270979 (1993-12-01), Harari
patent: 5537358 (1996-07-01), Fong
patent: 5696717 (1997-12-01), Koh
patent: 5909390 (1999-06-01), Harari
patent: 6026023 (2000-02-01), Tonda
patent: 6330189 (2001-12-01), Sakui et al.
patent: 6418058 (2002-07-01), Sakui et al.
patent: 6449190 (2002-09-01), Bill
patent: 6519184 (2003-02-01), Tanaka
patent: 6657897 (2003-12-01), Watanabe
patent: 6711066 (2004-03-01), Tanzawa
patent: 6839281 (2005-01-01), Chen
patent: 7200708 (2007-04-01), Kreifels
patent: 7532520 (2009-05-01), Yanagidaira et al.
patent: 2006/0028875 (2006-02-01), Avraham
patent: 2006/0158940 (2006-07-01), Shappir et al.
patent: 2008/0019182 (2008-01-01), Yanagidaira et al.
patent: 2008/0117688 (2008-05-01), Park
patent: 2008/0266970 (2008-10-01), Lee
patent: 2009/0067257 (2009-03-01), Lee
patent: 2009/0168510 (2009-07-01), Lee et al.
U.S. Appl. No. 12/332,646, filed Dec. 11, 2008.
International Search Report mailed Sep. 6, 2010, International Appln. No. PCT/US2010/037845 filed Jun. 8, 2010.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Dynamically adjustable erase and program levels for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamically adjustable erase and program levels for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamically adjustable erase and program levels for... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4281604

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.