Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Particular stable state circuit
Reexamination Certificate
2002-04-11
2003-04-15
Cunningham, Terry D. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Particular stable state circuit
C327S067000, C327S072000, C327S073000
Reexamination Certificate
active
06549049
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to differential amplifiers and, more particularly, to a complementary self-biased differential amplifiers having DC hysteresis.
BACKGROUND OF THE INVENTION
Complementary self-biased differential amplifiers (CSDA) are CMOS differential amplifiers having an input common-mode range that is relatively limited. The CDSA is characterized by its self-biasing through negative feed-back. In addition, CDSAs are completely complementary where each n-type device operates in push-pull fashion with a corresponding p-type device.
As shown in
FIG. 1
, a CSDA includes two complementary differential amplifiers connected together having the input drains connected to one another. As shown transistors M
N1
, M
N2
, and M
N3
comprise a first amplifier and M
P1
, M
P2
, M
P3
, and M
P4
comprise a second amplifier coupled together. In order to bias the circuit in a stabilized fashion, the current through transistors M
N2
, M
P2
, and M
P3
is made the same by coupling the gates of transistors M
N2
, M
P2
, and M
P3
to the internal voltage node Vbias. This self-biasing of the amplifier creates a negative-feedback loop that stabilizes the bias voltages in the case of any variations in processing parameters or operating conditions.
As a result of their distinctive design, CDSAs include several performance enhancements over conventional CMOS differential amplifier designs. CDSAs include active-region biasing that is less sensitive to variations in processing, temperature and supply. Furthermore, CDSAs have the capability of supplying switching currents that are significantly greater than the quiescent bias current. CDSAs also include nominal doubling of differential-mode gain.
All of these features make the CDSA a prime candidate for comparator applications where precision, high speed, ease of interfacing to ordinary logic gates, and consistently high production yields are required. One such application is in commercial digital CMOS VLSI integrated circuits.
Complications, however, arise in applications where the CDSA is used in a backplane as a differential pair input receiver when excessive noise levels exist on the backplane. In cases where the backplane is properly terminated to match the effective characteristic impedance of the bus as shown in
FIG. 2
, there may be a small amount of overshoot and undershoot in the signal. Thus, the upper and lower noise margins, A and B, are large leaving room for noise that may be present on the backplane. As shown in the present example, the voltage reference is 1 volt which is the voltage necessary to be applied at the input of the amplifier to switch the output from low to high or from high to low depending upon the present state of the amplifier output.
Problems arise, however, in the case where the backplane is overly terminated. As shown, an overshoot and undershoot occurs near the transition during a low-to-high and a high-to-low transition. The undershoots and overshoots generate smaller upper and lower noise margins, respectively, for input receivers where the backplane is over or under terminated as opposed to the backplane that is properly terminated. Specifically, regions A and B represent the upper and lower noise margin for the properly terminated backplane; and regions C and D represent the upper and lower noise margins for the overly terminated backplane. Regions A and B are comparatively larger than regions C and D due to the reasons described above. Thereby, a smaller margin for noise exists when the backplane is overly terminated. The same holds true when the backplane is unevenly loaded.
Thus, there exists a need for a CDSA having the ability to maintain an adequate noise margin in applications where the CDSA is used for an input receiver of a backplane whether the backplane is properly terminated, overly terminated or unevenly loaded.
SUMMARY OF THE INVENTION
To address the above-discussed deficiencies of the complementary self-biased differential amplifier, the present invention teaches a differential pair input receiver including a complementary self-biased differential amplifier, wherein the complementary self-biased differential amplifier has an input, a reference output node, and a dynamic voltage reference node. A dynamic hysteresis voltage reference circuit connects between the reference output node and the dynamic voltage reference node to provide a reference voltage at the dynamic voltage reference node. The reference voltage serves as a threshold for the complementary self-biased differential amplifier, such that the output transitions from high-to-low and low-to-high when the input is equal to the reference voltage. Furthermore, the dynamic hysteresis voltage reference circuit adjusts the reference voltage to provide a different threshold for each respective transition from high-to-low and from low-to-high, increasing the noise margins for each.
Advantages of this design include but are not limited to a differential pair input receiver having variable reference voltages that may be customized by the designer. As a result, this design for the differential pair input receiver may increase the noise margins. Thus, providing a more stable circuit design.
REFERENCES:
patent: 5278467 (1994-01-01), Nedwek
patent: 5319265 (1994-06-01), Lim
patent: 5767699 (1998-06-01), Bosynyak et al.
patent: 5892717 (1999-04-01), Malarsie
patent: 5973526 (1999-10-01), Dabral
patent: 5999020 (1999-12-01), Volk et al.
patent: 6034551 (2000-03-01), Bridgewater, Jr.
patent: 6058144 (2000-05-01), Brown
patent: 6118318 (2000-09-01), Finfield et al.
patent: 6169424 (2001-01-01), Kurd
patent: 6275094 (2001-08-01), Cranford, Jr. et al.
patent: 6288581 (2001-09-01), Wong
patent: 6307401 (2001-10-01), Bridgewater, Jr.
patent: 6332004 (2001-12-01), Chan
Mel Bazes, “Two Novel Fully Complementry Self-Biased CMOS Differential Ampliers”, IEEE Journal of Solid-State Circuits, Feb. 1991, vol. 26, No. 2, pp. 165-168.
Chi-Chang Wang et al, “A 3.3-V/5-V —Low Power TTL-to-CMOS Input Buffer”, IEEE Journal of Soild-State Circuits, April 1998, vol. 33, No. 4, pp. 598-603.
Brady III Wade James
Cunningham Terry D.
Mosby April M.
Nguyen Long
Telecky , Jr. Frederick J.
LandOfFree
Dynamic voltage reference circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic voltage reference circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic voltage reference circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3084241