Dynamic type memory

Details Dynamic type memory Dynamic type memory

1995-09-14

1996-12-17

Nelms, David C.

Static information storage and retrieval

Addressing

Plural blocks or banks

36518902, 36518905, G11C 800

Patent

active

055860788

ABSTRACT:
A DRAM includes memory blocks in a form of division of shared sense amplifier configuration in which sub arrays and sense amplifiers serving as cache memories are alternately arranged in the X direction of a memory chip. The memory blocks are arranged in the Y direction. Data lines are formed in parallel with the Y direction for the corresponding sub arrays, for transferring data held in the sense amplifiers corresponding to the sub arrays. I/O pads are arranged in parallel with the X direction, for inputting/outputting data to/from the corresponding sub arrays via the data lines. When the shared sense amplifier configuration and sense amplifier cache system are achieved in a small area of the DRAM, the hit rate of the cache memories is increased, and data can be transferred at high speed by shortening data paths formed in the memory chip.

REFERENCES:
patent: 5301162 (1994-04-01), Shimizu
patent: 5384745 (1995-01-01), Konishi et al.

Affiliated with

Also associated with

Rating

Dynamic type memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic type memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic type memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1997653