Dynamic termination logic driver with improved impedance...

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Current driver

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C327S112000

Reexamination Certificate

active

06420913

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to driver circuits and more particularly to driver circuits for use in information processing systems.
2. Description of the Related Art
In computer and information processing systems, various integrated circuit chips must communicate digitally with each other over common buses. The signal frequency at which this communication occurs can limit the performance of the overall system. Thus, the higher the communication frequency, the better. The maximum frequency at which a system communicates is a function not only of the time that it takes for the electromagnetic wavefronts to propagate on the bus from one chip to another, but also of the time required for the signals to settle to levels that can be reliably recognized at the receiving bus nodes as being HIGH or LOW, referred to as the settling time.
There are several factors which affect the settling time of a signal. For example, the “slew rate” of the launched signal, i.e., the rate at which the voltage level of the launched signal changes from one level to another, is one factor which affects the settling time of the signal. The oscillations in the voltage level of the signal (i.e., the “ringing”) due to the effects of package inductance, pad capacitance and other “parasitics” is another factor which affects the settling time of the signal. Ringing due to reflections from impedance mismatches within the bus system is another factor which affects the settling time of the signal. The voltage level of the launched signal relative to the overall signal swing (i.e., the difference between high and low voltage levels of the signal) is another factor which affects the settling time of the signal. The effectiveness of the termination of the bus is another factor which affects the settling time of the signal.
The operating characteristics of transistors such as CMOS transistors, from which drivers are typically constructed, change under a variety of conditions, often referred to as process, voltage, temperature (PVT) variations. PVT variations may be conceptualized as a box across which the operating characteristics of the transistors move. One of ordinary skill in the art will appreciate that the three characteristics, process, voltage and temperature can be visualized as a three dimensional graph with a “slow corner” identifying a point when the three characteristics affect operating conditions, and a “fast corner” identifying a point when the three characteristics do net greatly affect operating conditions. For example, the operating characteristics may move from a fastest corner of PVT variations to a slowest corner of PVT variations, and everywhere in between. More specifically, the operating characteristics due to PVT variations may change with variations in manufacturing process as well as with variations in operating conditions such as junction temperature and supply voltage levels. The operating characteristics may also change with variations of voltage differences across the transistor terminals of the driver; the voltage differences may change as the voltage level at the output node of the driver changes.
If inadequate compensation is made for these variations, the output slew rate and output impedance of the driver may vary substantially within a particular driver as well as from driver to driver on a chip.
Another characteristic that is desirable to control within a driver is crowbar current. The crowbar current is the current that flows directly between the supply rails of a driver through the pull up and pull down units of a driver if both units are enabled simultaneously. Having high crowbar current may cause the driver to consume more power than necessary to provide adequate driver performance.
It is known to provide drivers having different termination characteristics. For example, a High Speed Transceiver Logic (HSTL) type driver, may be designed to terminate at the driver end of a transmission line; a Dynamic Termination Logic (DTL) type driver may be designed to terminate at the receiver end of a transmission line. Each of these driver types has characteristics that affect the driver when a particular type is chosen for a design. What is needed is a driver that provides adequate performance under the different characteristics that affect the driver design.
SUMMARY OF THE INVENTION
A driver for terminating signals at a receiver end of a transmission line controls output impedance and includes within the driver an impedance control circuit and a slew rate control system. Accordingly, a desired output impedance can be advantageously established and maintained over a wide range of variations in operating conditions, manufacturing processes and output voltage levels. Such a driver also advantageously limits any crowbar current, thereby reducing the overall power consumption of the driver with little, if any, degradation of driver performance. The driver includes a pull up circuit coupled to receive at least one of a plurality of control codes. The pull up circuit includes pull up output circuit and an impedance control buffer circuit, a parallel pull up circuit, the parallel pull up circuit and the pull up output circuit being controllable to adjust the impedance of the pull up circuit. The driver also includes a pull down circuit coupled to receive at least one of the plurality of control codes. The pull down circuit includes at least one pull down output circuit and a parallel pull down circuit, the parallel pull down circuit being controllable to adjust the impedance of the pull down circuit. The output impedance of the driver is further controlled during transitional phases of turning on and turning off the pull down circuit and the pull up circuit under a plurality of process, voltage and temperature (PVT) conditions.


REFERENCES:
patent: 4694205 (1987-09-01), Shu et al.
patent: 4707620 (1987-11-01), Sullivan et al.
patent: 4719369 (1988-01-01), Asano et al.
patent: 4743784 (1988-05-01), Obara et al.
patent: 4804871 (1989-02-01), Walters, Jr. et al.
patent: 4831287 (1989-05-01), Golab
patent: 4845675 (1989-07-01), Krenik et al.
patent: 4855628 (1989-08-01), Jun
patent: 4859877 (1989-08-01), Cooperman et al.
patent: 4931675 (1990-06-01), Iwata
patent: 4937479 (1990-06-01), Hoshi
patent: 4959563 (1990-09-01), Schenck
patent: 5086271 (1992-02-01), Haill et al.
patent: 5134311 (1992-07-01), Biber et al.
patent: 5138515 (1992-08-01), Bourgeois
patent: 5162672 (1992-11-01), McMahan et al.
patent: 5194765 (1993-03-01), Dunlop et al.
patent: 5231311 (1993-07-01), Ferry et al.
patent: 5371420 (1994-12-01), Nakao
patent: 5402425 (1995-03-01), Bladh
patent: 5457407 (1995-10-01), Shu et al.
patent: 5568081 (1996-10-01), Lui et al.
patent: 5598107 (1997-01-01), Cabuk
patent: 5602494 (1997-02-01), Sundstrom
patent: 5623216 (1997-04-01), Penza et al.
patent: 5644252 (1997-07-01), Watarai
patent: 5666078 (1997-09-01), Lamphier et al.
patent: 5726583 (1998-03-01), Kaplinsky
patent: 5739707 (1998-04-01), Barraclough
patent: 5774403 (1998-06-01), Clark, II et al.
patent: 5838177 (1998-11-01), Keeth
patent: 5850159 (1998-12-01), Chow et al.
patent: 5852579 (1998-12-01), Arcoleo et al.
patent: 5862390 (1999-01-01), Ranjan
patent: 5877647 (1999-03-01), Vajapey et al.
patent: 5898321 (1999-04-01), Ilkbahar et al.
patent: 5929671 (1999-07-01), Best
patent: 6026456 (2000-02-01), Ilkbahar
patent: 6047346 (2000-04-01), Lau et al.
patent: 6060907 (2000-05-01), Vishwanthaiah et al.
patent: 6085033 (2000-07-01), Starr et al.
patent: 6118310 (2000-09-01), Esch, Jr.
patent: 6194924 (2001-02-01), Welch et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Dynamic termination logic driver with improved impedance... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic termination logic driver with improved impedance..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic termination logic driver with improved impedance... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2848306

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.