Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2002-08-12
2004-08-24
Phan, Trong (Department: 2818)
Static information storage and retrieval
Floating gate
Particular connection
C365S185210, C365S185290
Reexamination Certificate
active
06781878
ABSTRACT:
BACKGROUND OF THE INVENTION
Passive element memory arrays, such as antifuse diode cell arrays, require a high-voltage and high-current programming voltage source due to the large number of leakage paths in the array and the high voltage required to program the memory. The write power increases the temperature of the memory cells. As the temperature of the memory cell diodes increases, the diode leakage current increases. Increased leakage may cause a drop in voltage available to program memory, and may result in incomplete or unreliable programming.
There is a need to maximize the bandwidth of read, write, and erase operations while avoiding incomplete or unreliable programming.
SUMMARY OF THE INVENTION
The present invention is defined by the following claims, and nothing in this section should be taken as a limitation on those claims. In general, the invention is directed to a direct method of selecting the optimal number of sections for simultaneous write, read, or (in the case of rewriteable memory) erase operations based on actual, rather than projected, conditions on the circuit.
The preferred embodiments described below provide for a method of selecting a number of sections to concurrently read, write, or erase. The number is based on a direct measurement of a condition of the circuit. One preferred embodiment involves biasing a test number of sections, and obtaining a circuit state value, which is responsive to the number of sections biased. The method then involves comparing the circuit state value to a reference parameter. Finally, a number of sections to write, read, or erase is selected based on the result of the comparison. In another preferred embodiment, the process of biasing sections, comparing a circuit state value with a reference parameter, and selecting a number of sections to write, read, or erase can be repeated, with a different number of sections biased for each repetition.
Another preferred embodiment provides for a memory device employing a method of selecting a number of sections to concurrently read, write, or erase. The number is based on a direct measurement of a condition of the circuit. One preferred embodiment provides for a memory device employing a method which involves biasing a test number of sections, and obtaining a circuit state value, which is responsive to the number of sections biased. The method then involves comparing the circuit state value to a reference parameter. Finally, a number of sections to write, read, or erase is selected based on the result of the comparison. In another preferred embodiment, the process of biasing sections, comparing a circuit state value with a reference parameter, and selecting a number of sections to write, read, or erase can be repeated, with a different number of sections biased for each repetition.
Other preferred embodiments are provided, and each of the preferred embodiments can be used alone or in combination with one another.
The preferred embodiments will now be described with reference to the attached drawings.
REFERENCES:
patent: 4698788 (1987-10-01), Flannagan et al.
patent: 5276649 (1994-01-01), Hoshita et al.
patent: 5953255 (1999-09-01), Lee
patent: 5991197 (1999-11-01), Ogura et al.
patent: 6134143 (2000-10-01), Norman
patent: 6212121 (2001-04-01), Ryu et al.
patent: 6504778 (2003-01-01), Uekubo
patent: 6515905 (2003-02-01), Hikida
patent: 6525963 (2003-02-01), Kern et al.
patent: 6574146 (2003-06-01), Micheloni et al.
Kleveland Bendik
Scheuerlein Roy E.
Matrix Semiconductor Inc.
Phan Trong
Squyres Pamela J.
LandOfFree
Dynamic sub-array group selection scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic sub-array group selection scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic sub-array group selection scheme will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3283208