Patent
1996-12-06
1999-09-28
Beausoliel, Jr., Robert W.
39518309, 39518321, 395578, G06F 1127
Patent
active
059601710
ABSTRACT:
A compiled cycle based circuit simulator efficiently implements dynamic loop resolution at execution time. A static loop arises when a plurality of signals appear to be interdependent. In a properly designed circuit, apparent looping of signals is usually protected by other mutually exclusive signals. A dynamic loop exists when the signals are actually interdependent. A cyclic clock is divided into a fixed plurality of time slots. During each time slot that a plurality of interrelated signals can change, code for the interdependent signals used by other logic or memory elements are demand generated as function calls. Within each such called function, computation of dependent interdependent signals is by function call protected by control signals. Nondynamic static looping of signals is thus efficiently ignored. Dynamic looping is detected and reported through monitoring of function call depth.
REFERENCES:
patent: 4314329 (1982-02-01), Crewe et al.
patent: 4787035 (1988-11-01), Bourne
patent: 5371851 (1994-12-01), Pieper et al.
patent: 5535331 (1996-07-01), Swoboda et al.
patent: 5537580 (1996-07-01), Giomi et al.
patent: 5546562 (1996-08-01), Patel
Weber et al. Periodic Signal Suppression in a Concurrent Fault Simulator (IEEE, 5 pages) 1991.
Braddock Michael L.
Erdman Noam
Haritan Eshel
Rotman Alan
Beausoliel, Jr. Robert W.
Elisea Pierre Eddy
Hayden Bruce E.
Toler Jeffrey G.
LandOfFree
Dynamic signal loop resolution in a compiled cycle based circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic signal loop resolution in a compiled cycle based circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic signal loop resolution in a compiled cycle based circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-713657