Dynamic signal generation circuit

Details Dynamic signal generation circuit Dynamic signal generation circuit

1981-09-22

1984-09-18

Anagnos, Larry N.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307578, 307581, 307583, 307605, H03K 513, H03K 1710, H03K 17284, H03K 17693

Patent

active

044726430

ABSTRACT:
A dynamic signal generation circuit comprising a semiconductor circuit for receiving two input clock signals .phi. and .phi. out of phase with each other and providing a first output signal .phi.1, said first output signal .phi.1 rising in synchronism to the leading edge of said input clock signal .phi., assuming a floating state after the lapse of a predetermined period of time falling in synchronism to the trailing edge of said input clock signal .phi., and a second output signal .phi.2, said second output signal .phi.2 falling in synchronism to the occurrence of the floating state of said input signal .phi.1 and rising in synchronism to the trailing edge of said input clock signal .phi., a transistor circuit including a first and a second enhancement type transistor cascade connected between a V.sub.DD and a V.sub.SS power supply terminal, said first output signal .phi.1 from said semiconductor circuit being impressed upon the gate of said first enhancement type transistor, said second output signal .phi.2 from said semiconductor circuit being impressed upon the gate of said second enhancement type transistor, a capacitor circuit connected between the gate of said first transistor and the node between said first and second transistors, and a depletion type transistor connected between said V.sub.DD power supply terminal and said V.sub.SS power supply terminal, the gate of the depletion type transistor being connected to a point at a potential substantially same as the potential on said node between said first and second transistors.

REFERENCES:
patent: 3771145 (1973-11-01), Wiener
patent: 3906464 (1975-09-01), Lattin
patent: 4061933 (1977-12-01), Schroeder et al.
patent: 4071783 (1978-01-01), Knepper
patent: 4190897 (1980-02-01), Someshwar
patent: 4317051 (1982-02-01), Young, Jr.
patent: 4352996 (1982-10-01), White, Jr.
patent: 4388538 (1983-06-01), Ikeda
Pashley et al., "A 16K.times.1b static RAM", 1979 IEEE Int'l., Solid-State Circuits Conf. Digest of Technical Papers, 106, (Feb. 15, 1979).

Affiliated with

Also associated with

Rating

Dynamic signal generation circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic signal generation circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic signal generation circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-795552