Static information storage and retrieval – Addressing – Plural blocks or banks
Patent
1998-07-28
1999-10-19
Nelms, David
Static information storage and retrieval
Addressing
Plural blocks or banks
36523006, 36523008, 36518905, G11C 800
Patent
active
059700165
ABSTRACT:
Memory cell arrays are arranged on a chip. Each memory cell array has banks. Each bank has cell array blocks. A decoder section is concentrated in the middle of the chip. The decoder section has a row decoder, a word line drive circuit decoder for selecting a word line drive circuit, a sense amplifier decoder for selecting a sense amplifier, and an equalize signal decoder for selectively supplying an equalize signal. Each of these decoders outputs a select signal. The individual banks share the decoder section. Each bank has a latch circuit for latching a select signal in pulse form supplied from the decoder section and controls the memory blocks according to each select signal latched in the latch circuit. A shared sense amplifier is provided between memory blocks in each bank. A redundancy cell array is provided for each bank.
REFERENCES:
patent: 5671188 (1997-09-01), Patel et al.
patent: 5838603 (1998-11-01), Mori et al.
Kabushiki Kaisha Toshiba
Le Thong
Nelms David
LandOfFree
Dynamic semiconductor memory device with banks capable of operat does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic semiconductor memory device with banks capable of operat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic semiconductor memory device with banks capable of operat will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2065063