Dynamic reconfiguration of a system monitor (DRPORT)

Details Dynamic reconfiguration of a system monitor (DRPORT) Dynamic reconfiguration of a system monitor (DRPORT)

2004-04-30

2009-10-06

Pham, Chi H (Department: 2416)

Multiplex communications

Diagnostic testing

C370S254000, C370S537000, C709S224000, C327S371000

Reexamination Certificate

active

07599299

ABSTRACT:
Method and apparatus for a dynamically reconfigurable system monitor (20) are described. A system monitor (20) has registers (206) accessible via a reconfiguration port (201). At least one of the registers may be dynamically reconfigured via the reconfiguration port (201) to select a channel to be monitored or to store an alarm value to be used in monitoring by the system monitor (20). Additionally, the system monitor (20) may be embedded in a columnar block architecture.

REFERENCES:
patent: 4922492 (1990-05-01), Fasang et al.
patent: 5132685 (1992-07-01), DeWitt et al.
patent: 5225834 (1993-07-01), Imai et al.
patent: 5285151 (1994-02-01), Akama et al.
patent: 5305003 (1994-04-01), Han et al.
patent: 5333139 (1994-07-01), Sturges
patent: 5544174 (1996-08-01), Abend
patent: 5568493 (1996-10-01), Morris
patent: 6140860 (2000-10-01), Sandhu et al.
patent: 6266793 (2001-07-01), Mozdzen et al.
patent: 6297757 (2001-10-01), Campbell et al.
patent: 6331770 (2001-12-01), Sugamori
patent: 6339388 (2002-01-01), Matsumoto
patent: 6449741 (2002-09-01), Organ et al.
patent: 6492798 (2002-12-01), Sunter
patent: 6535798 (2003-03-01), Bhatia et al.
patent: 6642751 (2003-11-01), Quinn
patent: 6732354 (2004-05-01), Ebeling et al.
patent: 6766486 (2004-07-01), Neeb
patent: 6768952 (2004-07-01), Kantorovich et al.
patent: 6784824 (2004-08-01), Quinn
patent: 6836839 (2004-12-01), Master et al.
patent: 6847222 (2005-01-01), Muraya et al.
patent: 6847911 (2005-01-01), Huckaby et al.
patent: 6851047 (2005-02-01), Fox et al.
patent: 6940598 (2005-09-01), Christel et al.
patent: 6956512 (2005-10-01), San et al.
patent: 7096073 (2006-08-01), Burkatovsky
patent: 7111102 (2006-09-01), Doak et al.
patent: 7124041 (2006-10-01), Johnson et al.
patent: 7138815 (2006-11-01), Alexander et al.
patent: 7171542 (2007-01-01), Alfano et al.
patent: 7230445 (2007-06-01), Goetting et al.
patent: 7235999 (2007-06-01), Goetting et al.
patent: 2002/0000831 (2002-01-01), Smith
patent: 2002/0138716 (2002-09-01), Master et al.
patent: 2002/0149972 (2002-10-01), Lamb et al.
patent: 2003/0034848 (2003-02-01), Norman et al.
patent: 2003/0046530 (2003-03-01), Poznanovic
patent: 2003/0105949 (2003-06-01), Master et al.
patent: 2003/0154357 (2003-08-01), Master et al.
patent: 2003/0236937 (2003-12-01), Barros De Almeida et al.
patent: 2004/0030736 (2004-02-01), Scheuermann
patent: 2004/0078403 (2004-04-01), Scheuermann et al.
patent: 2005/0021734 (2005-01-01), Chan
patent: 2005/0024121 (2005-02-01), Marshall et al.
patent: 2005/0044344 (2005-02-01), Stevens
patent: 2001 085 622 (2001-03-01), None
Nicolas Cravotta; “Sense of self: enabling systems to monitor—and control—their environment”; EDN Magazine; Oct. 25, 2001; pp. 53-61.
Xilinx, Inc.; User Guide [UG192 (v1.0)]; “Virtex-5 System Monitor”; Oct. 12, 2006; available from Xilinx, Inc.; www.xilinx.com; pp. 1-56.
Raphael David et al.; “DART: A Dynamically Reconfigurable Architecture Dealing with Future Mobile Telecommunications Constraints”; Copyright 2002 IEEE; pp. 1-8.
U.S. Appl. No. 10/231,541, filed Aug. 29, 2002, Quinn.
U.S. Appl. No. 10/377,857, filed Feb. 28, 2003, Blodget et al.
U.S. Appl. No. 10/683,944, filed Oct. 10, 2003, Young.
U.S. Appl. No. 10/837,135, Apr. 30, 2004, Goetting et al.
U.S. Appl. No. 10/837,171, Apr. 30, 2004, Collins et al.
U.S. Appl. No. 10/837,331, Apr. 30, 2004, Vadi et al.
Kantorovich, Isaac et al., “Measurement of Milliohms of Impedance at Hundred MHz on Chip Power Supply Loop,”2002 Electrical Performance of ElectronicPackaging, pp. 319-322.
Xilinx, Inc., “Virtex-II Pro Platform FPGA Handbook,” Oct. 14, 2002, pp. 19-71, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124, USA.
Xilinx, Inc., “PicoBlaze 8-Bit Microcontroller for Virtex-II Series Devices,” XAPP627, Feb. 4, 2003, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124, USA.

Affiliated with

Also associated with

Rating

Dynamic reconfiguration of a system monitor (DRPORT) does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic reconfiguration of a system monitor (DRPORT), we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic reconfiguration of a system monitor (DRPORT) will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4142374