Dynamic random access memory refresh control system

Details Dynamic random access memory refresh control system Dynamic random access memory refresh control system

1983-10-31

1986-12-23

Thomas, James D.

Boots, shoes, and leggings

365222, G06F 1216, G11C 700

Patent

active

046317015

ABSTRACT:
A system and method are disclosed for automatically refreshing a dynamic random access memory (DRAM) under a plurality of different operational conditions of an associated processor. When the processor is normally executing instructions it generates active signals which enable a generator circuit to generate timing signals. A hidden refresh circuit uses status signals and a first part of these timing signals to generate a refresh pulse during an opcode fetch cycle of each instruction being executed by the processor. A control circuit uses each refresh pulse and a second part of the timing signals to generate a row refresh signal to refresh a row in the DRAM indicated by a row address from a counter and a row address clock to increment the counter to the next row to be refreshed by the following row refresh signal. When a keep alive circuit senses that the processor has not run for a preselected period of time due to the incircuit use of a piece of test equipment, it generates pulses to enable the hidden refresh circuit to cause the control circuit to periodically refresh the DRAM until after the processor starts running again. When a halt/power-down circuit senses that the processor is executing a HALT instruction, it forces the processor to branch off into a subroutine to execute a preselected number of instructions to refresh an associated number of rows before allowing the processor to return to its HALT instruction. This operation periodically repeats until the processor has completed its HALT instruction.

REFERENCES:
patent: 3684897 (1972-08-01), Anderson et al.
patent: 3685027 (1972-08-01), Allen et al.
patent: 3737879 (1973-06-01), Greene
patent: 3796998 (1974-03-01), Appelt
patent: 3846765 (1974-11-01), De Vries
patent: 4079462 (1978-03-01), Koo
patent: 4172282 (1979-10-01), Aichelmann
patent: 4218753 (1980-08-01), Hendrie
patent: 4313180 (1982-01-01), Mochizuki
patent: 4328566 (1982-05-01), Thaler
patent: 4332008 (1982-05-01), Shima
patent: 4414664 (1983-11-01), Greenwood
IBM Technical Disclosure Bulletin, vol. 23, No. 4, Sep. 1980, pp. 1598-1601.

Affiliated with

Also associated with

Rating

Dynamic random access memory refresh control system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic random access memory refresh control system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic random access memory refresh control system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-176273