Computer graphics processing and selective visual display system – Display driving control circuitry – Physically integral with display elements
Patent
1996-06-10
1998-01-27
Liang, Regina D.
Computer graphics processing and selective visual display system
Display driving control circuitry
Physically integral with display elements
345185, G09G 500
Patent
active
057126658
ABSTRACT:
A dynamic random access memory (DRAM) for use in MPEG decoding includes d devices each having r rows and c columns with b bits per cell and p samples, where b*d is divisible by 8 and r*c is larger than a sum of upstream buffers in bytes and either 2 or 3 times 1.5*1*p divided by (b*d/8). First and second reference picture components are organized first along a depth axis (d) and then along rows (r) with complete lines of a component occupying the same row with the memory region occupied by each component being rectangular and third reference signal components are organized first along a depth axis and then along rows and occupying a largest possible part of each row in multiples of 8*(8/(b*d)).
REFERENCES:
patent: 5289577 (1994-02-01), Gonzales et al.
patent: 5398072 (1995-03-01), Auld
Bublil Moshe
Gill Aharon
Retter Refael
Shavit Gad
Liang Regina D.
Woodward Henry K.
Zoran Microelectronics Ltd.
LandOfFree
Dynamic random access memory for MPEG decoding does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic random access memory for MPEG decoding, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic random access memory for MPEG decoding will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-345929