Dynamic random access memory circuit and methods therefor

Details Dynamic random access memory circuit and methods therefor Dynamic random access memory circuit and methods therefor

1998-03-31

1999-06-01

Nelms, David

Static information storage and retrieval

Interconnection arrangements

365 51, 365 72, 36523003, G11C 500

Patent

active

059093889

ABSTRACT:
A memory circuit having a stitched architecture wherein word lines of the memory circuit comprise a low resistance conductor stitched to a gate conductor portion having a higher resistance than the low resistance conductor. The memory circuit includes an array of memory cells having thereon bit lines disposed generally along a first direction and the word lines disposed generally along a second direction substantially orthogonal to the first direction. The memory circuit also includes an array sense amplifier region disposed adjacent the array of memory cells generally along the first direction. The array sense amplifier region has therein a plurality of array sense amplifiers coupled to the bit lines. The memory circuit further includes a stitch region containing contacts for stitching the low resistance conductor with the gate conductor. The stitch region is disposed adjacent the array of memory cells generally along the second direction. There is further included a set of local data lines disposed generally along the second direction and coupled to the plurality of array sense amplifiers. There is also included a set of master data switches coupled to the set of local data lines. The master data switch is disposed in a contact-free portion of the stitch region that is adjacent to the array sense amplifier region generally along the second direction. The memory circuit further includes a set of master data lines disposed generally along the first direction and a set of master line-to-switch connectors disposed generally along the second direction for coupling the set of master data lines to the set of master data switches, wherein the set of bit lines, the set of master data lines, the low resistance conductors of the word lines, the set of local data lines, and the set of master line-to-switch connectors are formed from at least four different conductor layers of the memory circuit.

REFERENCES:
patent: 5541130 (1996-07-01), Ogura et al.
patent: 5636158 (1997-06-01), Kato et al.
patent: 5654917 (1997-08-01), Ogura et al.
patent: 5681770 (1997-10-01), Ogura et al.
patent: 5831912 (1998-11-01), Mueller et al.

Affiliated with

Also associated with

Rating

Dynamic random access memory circuit and methods therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic random access memory circuit and methods therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic random access memory circuit and methods therefor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-959427