Dynamic RAM with read-write/refresh mode judging capability

Details Dynamic RAM with read-write/refresh mode judging capability Dynamic RAM with read-write/refresh mode judging capability

1991-09-12

1992-07-07

Kriess, Kevin A.

Boots, shoes, and leggings

36424691, 364DIG1, G06F 1200

Patent

active

051290731

ABSTRACT:
A dynamic random-access memory contains within itself a logical circuit which judges from an address signal received from an external system whether this external system is accessing the memory or not and, if the external system is found to be accessing it, the address specified by this address signal is selected but, if the external system is found not to be accessing it, an address outputted from an internally contained address counter is selected for refresh.

REFERENCES:
patent: 4368515 (1983-01-01), Nielsen
patent: 4376988 (1983-03-01), Ludwig et al.
patent: 4542454 (1985-09-01), Brcich et al.
patent: 4549284 (1985-10-01), Ikuzaki
patent: 4628482 (1986-12-01), Tachiuchi et al.
patent: 4636989 (1987-01-01), Ikuzaki
patent: 4701843 (1987-10-01), Cohen
patent: 4710903 (1987-12-01), Hereth et al.

Affiliated with

Also associated with

Rating

Dynamic RAM with read-write/refresh mode judging capability does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic RAM with read-write/refresh mode judging capability, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic RAM with read-write/refresh mode judging capability will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1836740