Dynamic RAM with on-chip ECC and optimized bit and word redundan

Details Dynamic RAM with on-chip ECC and optimized bit and word redundan Dynamic RAM with on-chip ECC and optimized bit and word redundan

1990-02-13

1992-07-28

Smith, Jerry

Excavating

371 102, G06F 1100

Patent

active

051346168

ABSTRACT:
A DRAM having on-chip ECC and both bit and word redundancy that have been optimized to support the on-chip ECC. The bit line redundancy features a switching network that provides an any-for-any substitution for the bit lines in the associated memory array. The word line redundancy is provided in a separate array section, and has been optimized to maximize signal while reducing soft errors. The array stores data in the form of error correction words (ECWs) on each word line. A first set of data lines (formed in a zig-zag pattern to minimize unequal capacitive loading on the underlying bit lines) are coupled to read out an ECW as well as the redundant bit lines. A second set of data lines receive the ECW as corrected by bit line redundancy, and a third set of data lines receive the ECW as corrected by the word line redundancy. The third set of data lines are coupled to the ECC block, which corrects errors encountered in the ECW. The ECC circuitry is optimized to reduce the access delays introduced by carrying out on-chip error correction. The ECC block provides both the corrected data bits and the check bits to an SRAM. Thus, the check bits can be externally accessed. At the same time, having a set of interrelated bits in the SRAM compensates for whatever access delays are introduced by the ECC. To maximize the efficiency of switching from mode to mode, the modes are set as a function of received address signals.

REFERENCES:
patent: Re32708 (1988-07-01), Itoh
patent: 3387286 (1968-06-01), Dennard
patent: 3714637 (1973-01-01), Beausolell
patent: 3735368 (1973-05-01), Beausolell
patent: 3753244 (1973-08-01), Sumilas et al.
patent: 3755791 (1973-08-01), Arzubi
patent: 3781826 (1973-12-01), Beausolell
patent: 4335459 (1982-06-01), Miller
patent: 4380066 (1983-04-01), Spencer et al.
patent: 4493081 (1985-01-01), Schmidt
patent: 4570084 (1986-02-01), Griffin et al.
patent: 4654849 (1987-03-01), White et al.
patent: 4688219 (1987-09-01), Takemae
patent: 4726021 (1988-02-01), Horiguchi et al.
patent: 4754433 (1988-06-01), Chin et al.
patent: 4763302 (1988-08-01), Yamada
patent: 4764901 (1988-08-01), Sakurai
patent: 4768193 (1988-08-01), Takemae
patent: 4801988 (1989-01-01), Kenney
patent: 4817052 (1989-03-01), Shinoda et al.
patent: 4831597 (1989-05-01), Fuse
patent: 4845664 (1989-07-01), Aichelmann et al.
patent: 4847810 (1989-07-01), Tagami
patent: 4860260 (1989-08-01), Saito et al.
patent: 4901320 (1990-02-01), Sawada et al.
patent: 4908798 (1990-03-01), Urai
patent: 4999815 (1991-03-01), Barth, Jr. et al.
patent: 5015880 (1991-05-01), Drake et al.
"A Built-In Hamming Code ECC Circuit for DRAM's", Furutani et al., IEEE Journal of Solid-State Circuits, vol. 24, No. 1, Feb. 1989, pp. 50-56.
"Cost Analysis of On-Chip Error Control Coding for Fault Tolerant Dynamic RAMs", Jarwala et al., The Computer Society of the IEEE, Proceedings of the Seventeenth International Symposium on Fault-Tolerance Computing, Jul. 6-8, 1987, pp. 278-283.
"Circuit Technologies for 16 Mb DRAMs", Mano et al., 1987 IEEE International Solid-State Circuits Conf., pp. 22-25.
"Design of a Fault-Tolerant DRAM with New On-Chip ECC", P. Mazumder, Center for Research on High-Frequency Microelectronics Dept. of EE and Comp. Sci., University of Michigan pp. 2.4-1-2.4-8.
"A Novel Fault-Tolerant Design of Testable Dynamic Random Access Memory", Mazumder et al., IEEE 1987, pp. 306-309.
"Selector-Line Merged Build-In ECC Technique for DRAM's", J. Yamada, IEEE Journal of Solid-State Circuits, vol. SC-22-No. 5, Oct. 1987.
"A 4-Mbit DRAM with 16-bit Concurrent ECC", Yamada et al., IEEE Journal of Solid-State Circuits, vol. 23, No. 1, Feb. 1988 pp. 20-25.
"Single-Event Upset (SEU) In a DRAM with On-Chip Error Correction", Zoutendyk et al., IEEE Transactions on Nuclear Science, vol. NS-34, No. 6, Dec. 1987 pp. 1310-1316.
"Internal Correction of Errors in a DRAM", NASA's Jet Propulsion Laboratory, NASA Tech Briefs, Dec. 1989, pp. 30-31.

Affiliated with

Also associated with

Rating

Dynamic RAM with on-chip ECC and optimized bit and word redundan does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic RAM with on-chip ECC and optimized bit and word redundan, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic RAM with on-chip ECC and optimized bit and word redundan will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1691883