Dynamic PLA time circuit

Details Dynamic PLA time circuit Dynamic PLA time circuit

1993-02-16

1994-02-15

Hudspeth, David R.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307469, 307481, H03K 19177

Patent

active

052870189

ABSTRACT:
A dynamic PLA timing circuit in a PLA ROM includes a PLA line and the address section only of another PLA line. The address section of the first PLA line is connected to the true address lines and the address section of the other PLA line is connected to the complementary address lines. Shorting bars connecting the two PLA lines are formed around each pair of true and complementary address lines such that a conductive path is formed through the address sections for any address into the ROM. The data section is connected to the gates of every data transistor. However, the drains of all but one of the data transistors are not connected to their associated data line. The data line that is connected to the associated data transistor forms the output terminal of the timing circuit.

REFERENCES:
patent: 4611133 (1986-09-01), Peterson et al.
patent: 4697105 (1987-09-01), Moy
patent: 4760290 (1988-07-01), Martinez
patent: 4764691 (1988-08-01), Jochem
patent: 4959646 (1990-09-01), Podkowa et al.
patent: 4990801 (1991-02-01), Caesar et al.
patent: 5021690 (1991-06-01), Linz

Affiliated with

Also associated with

Rating

Dynamic PLA time circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic PLA time circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic PLA time circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1209742