Dynamic phase-frequency detector circuit

Details Dynamic phase-frequency detector circuit Dynamic phase-frequency detector circuit

1996-05-23

1997-08-26

Tran, Toan

Miscellaneous active electrical nonlinear devices, circuits, and

Specific signal discriminating without subsequent control

By phase

327 7, 327 41, 327157, G01R 2500, H03D 1300

Patent

active

056614195

ABSTRACT:
A sequential phase-frequency detector circuit using precharged logic and a minimum number of transistors is suitable for use in a delay locked loop because of insensitivity to a stuck delay line output signal. The detector receives standard REFERENCE and LOCAL input signals and provides UP and DOWN output signals for control of a charge pump. In one embodiment, the detector includes a pulse generator for isolating the reset of the UP output signal from a stuck delay line output. This feature permits the UP output to be turned ON while the LOCAL input is stuck at a high level. The circuit exhibits improved gain at phase differences of less than 20 pico-seconds, resulting in reduced phase jitter. The isolating feature minimizes frequency acquisition time in applications in which the frequency of the REFERENCE signal is sometimes substantially reduced, such as during an Energy-Star.TM. power-conserving or Slow modes, which typically causes the delay line output to become stuck. These features make the detector desirable for use in VLSI clock regeneration circuits where high operating frequencies and tight layout restrictions place a premium on circuit size and performance.

REFERENCES:
patent: 4322643 (1982-03-01), Preslar
patent: 4354124 (1982-10-01), Shima et al.
patent: 4814726 (1989-03-01), Byrd et al.
patent: 4970475 (1990-11-01), Gillig
patent: 5095287 (1992-03-01), Irwin et al.
patent: 5376847 (1994-12-01), Staszewski
patent: 5592109 (1997-01-01), Notani et al.
Notani, H. et al., A 622-Mhz CMOS Phase-Locked Loop with Precharge-type Phase Frequency Detector, Symposium on VLSI Circuits Digest of Technical Papers, (1994 IEEE) pp. 129-130.
Jeong, D. et al., Design of PLL-Based Clock Generation Circuits, IEEE Journal of Solid-State Circuits, vol. SC-22, No. 2 (Apr., 1987 IEEE).
Jordan, P. An Exclusive-OR Phase/Frequency Detector, Proceedings of the RF EXPO EAST 1989, Atlantic City, N.J., (Oct. 24-26, 1989) pp. 223-229.

Affiliated with

Also associated with

Rating

Dynamic phase-frequency detector circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic phase-frequency detector circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic phase-frequency detector circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1990844