Boots – shoes – and leggings
Patent
1994-10-17
1995-12-12
Bowler, Alyssa H.
Boots, shoes, and leggings
395375, 395250, 364131, 364133, 364141, 364228, 3642283, 3642287, 3642288, 3642289, 3642292, 3642319, 36423221, 3642329, 364DIG1, G06F 1300
Patent
active
054758564
ABSTRACT:
A Parallel RISC computer system is provided by a multi-mode dynamic multi-mode parallel processor array with one embodiment illustrating a tightly coupled VLSI embodiment with an architecture which can be extended to more widely placed processing elements through the interconnection network which couples multiple processors capable of MIMD mode processing to one another with broadcast of instructions to selected groups of units controlled by a controlling processor. The coupling of the processing elements logic enables dynamic mode assignment and dynamic mode switching, allowing processors operating in a SIMD mode to make maximum memory and cycle time usage. On and instruction by instruction level basis, modes can be switched from SIMD to MIMD, and even into SISD mode on the controlling processor for inherently sequential computation allowing a programmer or complier to build a program for the computer system which uses the optimal kind of parallelism (SISD, SIMD, MIMD). Furthermore, this execution, particularly in the SIMD mode, can be set up for running applications at the limit of memory cycle time. With the ALLNODE switch and alternatives paths a system can be dynamically achieved in a few cycles for many many processors. Each processing element and memory and has MIMD capability the processor's an instruction register, condition register and program counter provide common resources which are used in MIMD and SIMD. The program counter become a base register in SIMD mode.
REFERENCES:
patent: 4873626 (1989-10-01), Gifford
patent: 4891787 (1990-01-01), Gifford
patent: 4916652 (1990-04-01), Schwarz
patent: 4992933 (1991-02-01), Taylor
patent: 5008882 (1991-04-01), Peterson et al.
patent: 5010477 (1991-04-01), Omoda et al.
patent: 5165023 (1992-11-01), Gifford
patent: 5212777 (1993-05-01), Gove et al.
patent: 5230079 (1993-07-01), Grondalski
patent: 5239629 (1993-08-01), Miller et al.
T. B. Berg and H. J. Siegel, "Instruction Execution Trade-Offs for SIMD vs. MIND vs. Mixed Mode Parallelism", Proceedings of the 5th Int'l. Parallel Processing Symposium, pp. 301-308, Apr. 30, 1991.
Book entitled: "The Architecture of Pipelined Computers" by Peter M. Kogge.
Nichols et al. "Data management and control flow constructs in a SIMD/SPMD parallel language/compiler," IEEE Feb. 1990, pp. 397-406.
Lipovski, "SIMD and MIMD processing in the Texas reconfigurable array computer", IEEE Feb. 1988, pp. 268-271.
Raghavan et al. "Fine grain parrallel processors and real-time applications: MIMD controller/SIMD array", IEEE May, 1990, pp. 324-331.
Augspurger Lynn L.
Bowler Alyssa H.
International Business Machines - Corporation
Nguyen Dzung C.
Riddles Andrew M.
LandOfFree
Dynamic multi-mode parallel processing array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic multi-mode parallel processing array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic multi-mode parallel processing array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1368645