Static information storage and retrieval – Addressing – Particular decoder or driver circuit
Patent
1995-09-27
1997-06-24
Popek, Joseph A.
Static information storage and retrieval
Addressing
Particular decoder or driver circuit
365193, G11C 700
Patent
active
056423268
ABSTRACT:
A dynamic memory comprises a control circuit for controlling the selection of the row decoder and the activation of the sense amplifiers in accordance with a RAS signal externally supplied thereto and a word line control circuit for controlling a selected word line to turn the electric potentials read out from the memory cells connected to the word line on the bit lines connected to the respective memory cells back to an inactive level after the electric potentials are sensed and amplified by the sense amplifiers corresponding to the respective bit lines during the time period from the time when the RAS signal is turned to an active level and the time when it is turned back to the inactive level. A dynamic memory has gate oxide films are designed to be subjected to a less electric field strength in order to minimize the degradation of reliability and the memory can effectively reduce the fall of the word line driving stepped-up voltage to eliminate the necessity of a leak current compensation circuit. Additionally, the memory reduces the time required to restore the electric potentials for a data reading operation and also the cycle time required for a data writing operation.
REFERENCES:
patent: 3969706 (1976-07-01), Proebsting et al.
patent: 5031150 (1991-07-01), Ohsawa
Ogihara Masaki
Sakurai Kiyofumi
Takase Satoru
Kabushiki Kaisha Toshiba
Popek Joseph A.
LandOfFree
Dynamic memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-153416