Dynamic load balancing for a multiprocessor pipeline by sorting

Details Dynamic load balancing for a multiprocessor pipeline by sorting Dynamic load balancing for a multiprocessor pipeline by sorting

1995-04-11

1996-08-20

Ellis, Richard L.

395650, 395163, G06F 9445, G06T 120

Patent

active

055487378

ABSTRACT:
An apparatus for processing high level instructions including a plurality of processing units, means for generating a plurality of instructions to perform said high level instructions, and means for dynamically organizing said generated instructions into at least one group, each group including at least one instruction to be processed by one of said processing units. In addition, a method of processing high level instructions by a plurality of processing units including generating a plurality of instructions to perform said high level instructions, and dynamically organizing said generated instructions into at least one group, each group including at least one instruction to be processed by one of said processing units.

REFERENCES:
patent: 3905023 (1975-09-01), Perpiglia
patent: 4099235 (1978-07-01), Hoschler et al.
patent: 4229790 (1980-10-01), Gilliland et al.
patent: 4384324 (1983-05-01), Kim et al.
patent: 4403286 (1983-09-01), Fry et al.
patent: 4493019 (1985-01-01), Kim et al.
patent: 4493020 (1985-01-01), Kim et al.
patent: 4495562 (1985-01-01), Yamaji et al.
patent: 4504909 (1985-03-01), Acharya et al.
patent: 4543626 (1985-09-01), Bean et al.
patent: 4633387 (1986-12-01), Hartung et al.
patent: 4736291 (1988-04-01), Jennings et al.
patent: 4766566 (1988-08-01), Chuang
patent: 4814978 (1989-03-01), Dennis
patent: 4839798 (1989-06-01), Eguchi et al.
patent: 4847755 (1989-07-01), Morrison et al.
patent: 4850027 (1989-07-01), Kimmel
patent: 4875161 (1989-10-01), Lahti
patent: 4920487 (1990-04-01), Baffes
patent: 4930102 (1990-05-01), Jennings
patent: 5115505 (1992-05-01), Bishop et al.
patent: 5133077 (1992-07-01), Karne et al.
patent: 5202987 (1993-04-01), Bayer et al.
patent: 5287466 (1994-02-01), Kodama
IBM TDB, "Parallel Handling of Logically Serial Task", vol. 35, No. 4, Sep. 1990, pp. 368-370.
IEEE Transactions on Acoustics, Speech and Signal Processing, vol. 35, No. 9, Sep. 1987, New York, "Pipeline Interleaved Programmable DSP's: Synchronous Data Flow Programming", E. A. Lee et al, pp. 1334-1345.
Proceedings of the 1986 International Conference on Parallel Processing 19, Aug. 1986, St. Charles Illinois, J. H. Moreno et al, pp. 285-292. "Replication and Pipelining in Multiple-Instance Algorithms".

Affiliated with

Also associated with

Rating

Dynamic load balancing for a multiprocessor pipeline by sorting does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic load balancing for a multiprocessor pipeline by sorting , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic load balancing for a multiprocessor pipeline by sorting will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2337537