Dynamic latch circuit for utilization with high-speed memory arr

Details Dynamic latch circuit for utilization with high-speed memory arr Dynamic latch circuit for utilization with high-speed memory arr

1997-03-20

1998-05-12

Canney, Vincent P.

Excavating

365201, G06F 1100

Patent

active

057517274

ABSTRACT:
A dynamic scannable latch circuit for high-speed memory arrays utilized in high-performance integrated circuit devices, wherein the high-speed memory arrays include data-bearing bitlines. The dynamic scannable latch circuit includes a group of scannable latch circuits for serially reading data from high-speed memory arrays during memory-testing cycles wherein each scannable latch circuit provides a scan output to a scan input of a second or next scannable latch circuit in a series of scannable latch circuits. In addition, the dynamic scannable latch circuit includes sensing and combination circuits for sensing the presence of the data-bearing bitlines and for combining the data-bearing bitlines into a memory array output wherein the sensing and combination circuits are coupled to the group of scannable latch circuits. In addition, the sensing and combination circuits further include NAND circuits integrated into a front end of the dynamic scannable latch circuit. Each NAND circuit includes NAND inputs and a NAND output such that each NAND output is coupled to one of the scannable latch circuits among the group of scannable latch circuits. The integration of the NAND circuit into the front end of the dynamic scannable latch circuit reduces the number of transistors utilized to implement the necessary functions for the memory array output and contributes to minimum delay and proper testability.

REFERENCES:
patent: 4972377 (1990-11-01), Lee
patent: 5051951 (1991-09-01), Maly et al.
patent: 5130568 (1992-07-01), Miller et al.
patent: 5191554 (1993-03-01), Lee
patent: 5361232 (1994-11-01), Petschauer et al.
patent: 5528601 (1996-06-01), Schmookler

Affiliated with

Also associated with

Rating

Dynamic latch circuit for utilization with high-speed memory arr does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic latch circuit for utilization with high-speed memory arr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic latch circuit for utilization with high-speed memory arr will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-990441