Dynamic floating input D flip-flop

Details Dynamic floating input D flip-flop Dynamic floating input D flip-flop

2006-12-22

2010-02-02

Donovan, Lincoln (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Particular stable state circuit

C327S214000, C327S215000, C327S216000, C327S217000, C327S219000

Reexamination Certificate

active

07656211

ABSTRACT:
A dynamic floating input D flip-flop (DFIDFF) is provided. The DFIDFF includes a floating input stage, a first string of transistors, and a second string of transistors. At a pre-charge period, the floating input stage transmits the input data to the first string of transistors; the first string of transistors stores the logic status of the input data, and pre-charges its output node to a first level. At an evaluation period, the first string of transistors decides its output node level in accordance with data logic status stored in the first string of transistors; and the second string of transistors decides output level of the D flip-flop in accordance with logic status of the output node of the first string of transistors.

REFERENCES:
patent: 4933571 (1990-06-01), Pribyl
patent: 5898330 (1999-04-01), Klass
patent: 5917355 (1999-06-01), Klass
patent: 5930322 (1999-07-01), Yang et al.
patent: 6094466 (2000-07-01), Yang et al.
patent: 6275083 (2001-08-01), Martinez et al.
patent: 6448831 (2002-09-01), Hunt et al.
patent: 2003/0210085 (2003-11-01), Larsson et al.
patent: 2004/0075480 (2004-04-01), Ahn
patent: 2006/0170461 (2006-08-01), Bhattacharya et al.
J. Navarro Soares, Jr. et al., “A 1.6-GHz Dual Modulus Prescaler Using the Extended True-Single-Phase-Clock CMOS Circuit Technique (E-TSPC)”, IEEE Journal of Solid-State Circuit, vol. 34, No. 1, Jan. 1999.
Joao Navarro, S., Jr. et al., “Extended TSPC Structures With Double Input/Output Data Throughput for Gigahertz CMOS Circuit Design”, IEEE Transactions on Very Scale Integration (VLSI) Systems vol. 10, No. 3, Jun. 2002.
J. Yuan and C. Svensson, “A True Single-Phase-Clock Dynamic CMOS Circuit Technique” IEEE J. Solid-State Circuit, vol. sc-22, No. 5, Oct. 1987.
J. Yuan and C. Svensson, “New Single-Clock CMOS Latches and Flipflops with Improved Speed and Power Savings” IEEE J. Solid-State Circuit, vol. 32, pp. 62-69, Jan. 1997.
Ching-Yuan Yang, Guang-Kaai Dehng, June-Ming Hsu and Shen-Iuan Liu, “New Dynamic Flip-Flops for High-Speed Dual-Modulus Prescaler” IEEE J. Solid-State Circuit, vol. 33, No. 10, Oct. 1998.

Affiliated with

Also associated with

Rating

Dynamic floating input D flip-flop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic floating input D flip-flop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic floating input D flip-flop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4188176