Dynamic element matching in A/D converters

Details Dynamic element matching in A/D converters Dynamic element matching in A/D converters

2003-07-17

2004-11-09

Jeanglaude, Jean Bruner (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

C341S144000, C341S155000

Reexamination Certificate

active

06816103

ABSTRACT:

TECHNICAL FIELD
This invention relates to analog-to-digital converters (A/D converters), and in particular to dynamic element matching in multi-stage A/D converters, such as pipeline, sub-ranging, cyclic and multi-bit delta-sigma A/D converters.
BACKGROUND
The maximum achievable accuracy-speed performance of any A/D converter is limited by non-ideal effects associated with its building blocks. Typically, the performance is limited by settling time, finite amplifier gain, and/or component mismatch. When designing high-speed, high-accuracy A/D converters, these limitations impose stringent demands on building blocks, leading to prolonged design time and lower yield.
In many cases dynamic element matching can be used to reduce the negative impact of the non-ideal effects by randomizing the errors. For example, references [1-3] describe scrambling of the thermometer code bus to achieve dynamic element matching. The non-linearity of the A/D converter then appears as a random noise which increases the noise floor instead of producing harmonic distortion and intermodulation.
A problem with the prior art dynamic element matching implementations is that extra logic is required on the time critical thermometer code bus. This results in an extra signal delay, which has a negative impact on the maximal achievable sample rate.
SUMMARY
An object of the present invention is to provide dynamic element matching for A/D converters without this extra signal delay.
This object is achieved in accordance with the attached claims.
Briefly, the present invention implements dynamic element matching outside of the thermometer code bus by forcing the comparators of the A/D sub-converter of a stage to produce a scrambled thermometer code. This eliminates the extra delay on the thermometer code bus, thereby increasing the attainable sample rate.


REFERENCES:
patent: 5404142 (1995-04-01), Adams et al.
patent: 5936562 (1999-08-01), Brooks et al.
patent: 5977899 (1999-11-01), Adams
patent: 6124813 (2000-09-01), Robertson et al.
patent: 6154162 (2000-11-01), Watson et al.
patent: 6218977 (2001-04-01), Friend et al.
patent: 6348884 (2002-02-01), Steensgaard-Madsen
patent: 6348888 (2002-02-01), Yu
patent: 6486807 (2002-11-01), Jonsson
patent: 6545623 (2003-04-01), Yu
Brooks, Todd L. et al., “A Cascaded Sigma-Delta Pipeline A/D Converter . . . ”, IEEE Journal of Solid-State Circuits, vol. 32, No. 12, Dec. 1997.
Carbone, P. et al., “Distortionless Analog-To-Digital Conversion”, Instrumentation And Measurement Technology Conference, , 1997, IMTC/97. Proceedings. Sensing, Processing, Networking., IEEE, vol. 1, pp. 636-639.
Galton, Ian, “Digital Cancellation of D/A Converter Noise in Piplined A/D Converters”, IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 47, No. 3, Mar. 2000.
Kaess, F. et al., “New Encoding Scheme for High-Speed Flash ADCs”, 1997 IEEE International Symposium on Circuits and Systems, Jun. 9-12, 1997, Hong Kong.
Rombouts, P. et al., “Dynamic Element Matching for Piplined A/D Conversion”, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology, vol. 2, Sept. 7-9, 1998, Portugal.

Affiliated with

Also associated with

Rating

Dynamic element matching in A/D converters does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic element matching in A/D converters, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic element matching in A/D converters will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3358363