Dynamic decoder circuit

Details Dynamic decoder circuit Dynamic decoder circuit

1976-06-30

1977-05-31

Heyman, John S.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307215, 307251, 307270, 307DIG5, 340173R, H03K 1908, H03K 1934, G11C 800, G11C 1504

Patent

active

040271749

ABSTRACT:
A dynamic decoder circuit including at least first, second and third complementary MOS transistor circuits designed to minimize power consumption and able to produce high output signal levels. The first circuit comprises a first MOS transistor of a first channel type and a plurality of second MOS transistors of a second channel type having the drains thereof connected to that of the first MOS transistor, wherein address signal or signals are selectively applied to the gates of the second MOS transistors and a first timing signal is imparted to the gate of the first MOS transistor. The second circuit comprises a third MOS transistor of the second channel type and a fourth MOS transistor of the first channel type having the drain thereof connected to that of the third MOS transistor, the gate of the third MOS transistor being coupled to the connection point between the drain of said first transistor and those of the second MOS transistors, wherein said first timing signal is imparted to the gate of the fourth MOS transistor and a second timing signal is applied to the source of the third MOS transistor. The third circuit comprises a fifth MOS transistor of the first channel type and a sixth MOS transistor of the second channel type having the drain thereof connected to that of the fifth MOS transistor, the gate of the fifth MOS transistor being coupled to the connection point between the drain of the third MOS transistor and that of the fourth MOS transistor, wherein a third timing signal is imparted to the gate of the sixth MOS transistor, and the output of the decoder circuit is available at the connection point between the drain of the fifth MOS transistor and that of the sixth MOS transistor.

REFERENCES:
patent: 3644904 (1972-02-01), Baker
patent: 3717868 (1973-02-01), Crawford et al.
patent: 3778784 (1973-12-01), Karp et al.
patent: 3786437 (1974-01-01), Croxon et al.
patent: 3848237 (1974-11-01), Geilhufe et al.
patent: 3900742 (1975-08-01), Hampel et al.
patent: 3959781 (1976-05-01), Mehta et al.
Cox et al., "An FET 4-Phase Dynamic Off-Chip Driver with Polarity Hold"; IBM Tech. Discl. Bull.; vol. 17, No. 2, pp. 466-467; July 1974.

Affiliated with

Also associated with

Rating

Dynamic decoder circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic decoder circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic decoder circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-660447