Dynamic clock signal generating circuit for use in synchronous d

Details Dynamic clock signal generating circuit for use in synchronous d Dynamic clock signal generating circuit for use in synchronous d

1998-06-11

1999-10-05

Hoang, Huan

Static information storage and retrieval

Addressing

Sync/clocking

3652335, 36523008, G11C 800

Patent

active

059635010

ABSTRACT:
A clock signal generating circuit for use in a synchronous dynamic random access memory device. The clock signal generating circuit includes an input buffer for converting an externally supplied system clock signal having a first voltage level into a clock signal having a voltage level necessary for operating with the internal circuitry of the memory device. An enable path circuit generates a second transition of an internal clock signal which occurs substantially simultaneous the second transition of the system clock signal. The enable path circuit generates the first transition of the internal clock signal after the internal clock signal is maintained at the second state for a predetermined interval responsive to first and second disable signals. Finally, a disable path circuit receives the clock signal generated from the input buffer and supplies the first and second disable signals to the enable path circuit.

REFERENCES:
patent: 5703828 (1997-12-01), Park et al.
patent: 5815462 (1998-09-01), Konishi et al.

Affiliated with

Also associated with

Rating

Dynamic clock signal generating circuit for use in synchronous d does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic clock signal generating circuit for use in synchronous d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic clock signal generating circuit for use in synchronous d will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1179558