Dynamic cache coherency method and apparatus using both write-ba

Details Dynamic cache coherency method and apparatus using both write-ba Dynamic cache coherency method and apparatus using both write-ba

1995-03-22

1996-10-01

Gossage, Glenn

Boots, shoes, and leggings

395469, 395470, 395877, 364DIG1, 364DIG2, G06F 1300, G06F 1200

Patent

active

055617832

ABSTRACT:
A dynamic cache coherency method and apparatus providing enhanced microprocessor system performance are described. The method and apparatus are advantageously utilized in a microprocessor system comprising a central processing unit (CPU), a write back cache memory, dynamic random access memory (DRAM) main memory, a cache and DRAM controller (CDC), and a data path unit (DPU) with a write buffer. In accordance with the method of operation, following a write access by the CPU, the CDC determines whether the write buffer is full and whether the cache line associated with this access has been modified, i.e. is "clean" or "dirty." In the event that the write buffer is full, or the cache line is dirty, the write operation proceeds in accordance with a write back mode of operation. However, if the write buffer in the DPU is not full, and the cache line is clean, the CDC writes the write data to both the cache line in cache memory, and the write buffer in the DPU. These two write operations proceed concurrently, and are completed in the same amount of time. When they are completed, the processor cycle is also complete, and the CPU proceeds with its next task. Thereafter, in the background, the posted data in the write buffer is flushed to DRAM, without incurring any CPU overhead.

REFERENCES:
patent: 5091846 (1992-02-01), Sachs et al.
patent: 5140681 (1992-08-01), Uchiyama et al.
patent: 5301298 (1994-04-01), Kagan et al.
patent: 5325504 (1994-06-01), Tipley et al.
patent: 5467295 (1995-11-01), Young et al.
patent: 5469555 (1995-11-01), Ghosh et al.
patent: 5479636 (1995-12-01), Vanka et al.

Affiliated with

Also associated with

Rating

Dynamic cache coherency method and apparatus using both write-ba does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic cache coherency method and apparatus using both write-ba, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic cache coherency method and apparatus using both write-ba will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1509197