1995-02-06
1998-06-02
Sheikh, Ayaz R.
395477, 395475, 395495, G06F 1314
Patent
active
057614555
ABSTRACT:
A parallel processing system is provided with a plurality of processors and a plurality of memories, and bus units with arbitration coupling the processors and memories. A bus unit provides a pathway between one processor and the bus unit's respective memory. Each bus unit arbitrates multiple simultaneous access requests for its respective memory and communicates its decisions to other bus units so that a memory access requiring multiple memories will only occur if all those memories are available. The coupling of processors to memories can change, dynamically, each bus cycle without the need for setup before the bus cycle either by pipelining or having unused bus cycles. In a specific embodiment, the memory access information is provided on high order address lines, where the processor logically accesses different memory address spaces to make different accesses, thereby sharing memory with other processors.
REFERENCES:
patent: 4652993 (1987-03-01), Scheuneman et al.
patent: 4688168 (1987-08-01), Gudaitis et al.
patent: 4807184 (1989-02-01), Shelor
patent: 5202970 (1993-04-01), Schiffleger
patent: 5239654 (1993-08-01), Ing-Simmons et al.
patent: 5247637 (1993-09-01), Leedom et al.
patent: 5388243 (1995-02-01), Glider et al.
patent: 5463755 (1995-10-01), Dumarot et al.
patent: 5471592 (1995-11-01), Gove et al.
patent: 5481727 (1996-01-01), Asano et al.
patent: 5559970 (1996-09-01), Sharma
King Edward C.
Lee James C.
Smith Alan G.
Albert Philip H.
CPU Technology, Inc.
Sheikh Ayaz R.
LandOfFree
Dynamic bus reconfiguration logic does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic bus reconfiguration logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic bus reconfiguration logic will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1471988