Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – With specific source of supply or bias voltage
Reexamination Certificate
2002-05-13
2003-07-08
Zweizig, Jeffrey (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific identifiable device, circuit, or system
With specific source of supply or bias voltage
C327S319000
Reexamination Certificate
active
06590443
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to integrated CMOS circuits, and more particularly to a form of such circuits that permits the use of wider operating range power supplies for powering the circuits.
BACKGROUND OF THE INVENTION
CMOS is the most widely used technology for producing integrated circuits today. Processing techniques have been developed for producing highly dense CMOS integrated circuits. The CMOS integrated circuits have an operating voltage that is the magnitude of the difference between a first and second power supply voltage. The voltages that can be used to power CMOS circuits are dependent upon the physical dimensions of individual devices and the particular processes used. Accordingly, the voltages that are applied to a CMOS device should be limited to below certain voltages that the CMOS device can tolerate. In particular, a voltage applied across the source and drain terminals should not exceed a voltage (VDS) at which a channel breakdown will occur. Likewise, a voltage applied across the gate of a CMOS device should not exceed a voltage (VGS) at which a breakdown of the gate oxide dielectric will occur.
SUMMARY OF THE INVENTION
The present invention is directed towards an apparatus and method for allowing circuits to operate over a wider operating voltage range for a given process. Cascoded transistors can be used to allow circuits to operate at higher operating voltages than the voltages at which individual transistors (formed by a given process) can function. However, common techniques for cascoding transistors result in circuits being unable to operate at lower operating voltages. The present invention dynamically biases cascoded transistors in response to the level of the operating voltage, which can vary. Providing separate dynamic bias voltages for N-type and P-type CMOS devices allows circuits using this technique to achieve a wider operating voltage. The wider operating range makes circuits using this technique readily adaptable to a range of power supplies (e.g., different battery configurations) and applications (e.g., driving displays).
According to one aspect of the invention, a dynamic biasing comprises a comparator, a first biasing circuit, and a second biasing circuit. The comparator is configured to provide a comparison signal that is in a first state when the operating voltage is greater than the trip point voltage (Vtrip) and that is in a second state when the operating voltage is less than the trip point voltage. The trip point voltage is approximately set to be 500 mV less than the maximum operating voltage the process allows. The first biasing circuit provides the bias voltage for all the cascoded NMOS transistors. The first bias voltage is proportional to the operating voltage when the comparison signal is in the first state when the operating voltage is less than the trip point, and the bias voltage is fixed at the trip point voltage Vtrip when the comparison signal is in the second state when the operating voltage is higher than the trip point. The second biasing circuit provides the bias voltage for all the cascoded PMOS transistors. The second bias voltage is at a fixed voltage reference such as ground (“ground”) when the comparison signal is in the first state, VDDA<Vtrip, and is proportional to the magnitude of the difference between the operating voltage and the trip point voltage when the comparison signal is in the second state, VDDA<Vtrip
REFERENCES:
patent: 5465054 (1995-11-01), Erhart
patent: 5604449 (1997-02-01), Erhart et al.
patent: 6031395 (2000-02-01), Choi et al.
patent: 6124753 (2000-09-01), Pease
Hennings Mark R.
Zweizig Jeffrey
LandOfFree
Dynamic biasing for cascoded transistors to double operating... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic biasing for cascoded transistors to double operating..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic biasing for cascoded transistors to double operating... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3075620