Dynamic biasing circuit for continuous time comparators

Details Dynamic biasing circuit for continuous time comparators Dynamic biasing circuit for continuous time comparators

2007-06-26

2007-06-26

Nguyen, Long (Department: 3992)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific signal discriminating without subsequent control

By amplitude

C327S066000

Reexamination Certificate

active

10124053

ABSTRACT:
A method for dynamically adapting the biasing current for a fast switching CMOS comparator is achieved. The difference of the two input signals of said comparator controls the comparator's biasing current, where the biasing current is high only when the difference is low and the comparator's switching is likely to happen and where the biasing current is kept low at other times. In a current mirroring circuit, the voltage difference at the comparator inputs controls the mirroring ratio. The biasing current reaches its maximum when the input voltage difference approaches zero. Once the input voltage difference crosses zero and continues to change in the same direction as before, that is after the polarity of the voltage difference changed, the control mechanism alternates the connection of the comparator input signals to the current controlling elements, in order to now reduce the current with a further increase of the voltage difference. The same circuit can have opposite characteristics, providing a minimum current when the input voltage difference is low, by reversing the connection of the inputs to the current controlling elements. An alternative circuit is described, that does not need said alternating mechanism.

REFERENCES:
patent: 5276369 (1994-01-01), Hayakawa et al.
patent: 5471171 (1995-11-01), Itakura et al.
patent: 5714906 (1998-02-01), Motamed et al.
patent: 5834974 (1998-11-01), Kim
patent: 6028458 (2000-02-01), Hamaguchi
patent: 6204654 (2001-03-01), Miranda et al.
patent: 6229350 (2001-05-01), Ricon-Mora
patent: 6239658 (2001-05-01), Tham
patent: 6356121 (2002-03-01), Garnier
patent: 6377085 (2002-04-01), Giuroiu
“Adaptive Biasing CMOS Amplifiers”, Degrauwe et al., IEEE Journal of Solid-State Circuits, vol. SC-17, No. 3, Jun. 1982, pp. 522-528.
“Dynamic CMOS Amplifiers”, Hosticka, IEEE Journal of Solid-State Circuits, vol. SC-15, No. 5, Oct. 1980, pp. 887-894.
“A Very-High-Slew-Rate CMOS Operational Amplifier,” by R. Klinke et al., IEEE Journal of Solid-State Circuits, vol. 24, No. 3, Jun. 1989, New York, U.S., pp. 744-746.
“CMOS Operational Amplifier with Nearly Constant Setting Time,” by R. Klinke et al., IEE Proceedings, vol. 137 Pt G; No. 4, Aug. 1990, pp. 309-314.

Affiliated with

Also associated with

Rating

Dynamic biasing circuit for continuous time comparators does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic biasing circuit for continuous time comparators, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic biasing circuit for continuous time comparators will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3825567