Dynamic bias circuit

Details Dynamic bias circuit Dynamic bias circuit

2007-04-13

2008-08-19

Nguyen, Khai M (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Digital to analog conversion

C341S118000, C341S121000, C341S141000

Reexamination Certificate

active

07414559

ABSTRACT:
A bias circuit includes a digital to analog converter (D2A) generating an output representing a voltage level for tuning an analog signal. The D2A is coupled to a primary register frame that is one of a plurality of register frames forming a data chain. The plurality of register frames are serially linked and data within the data chain is shifted among the plurality of register frames. Through a time domain multiplexing scheme, the D2A can be shared by control knobs of the equalization circuit. The bias circuit includes a decoder also coupled to the primary register frame. An output enable logic module is also included. The output enable logic module determines when the primary register has a complete data set as the data within the data chain is shifting according to the clock period. A method for adjusting a signal through a bias circuit is also provided.

REFERENCES:
patent: 2005/0225517 (2005-10-01), Sun
patent: 2006/0132420 (2006-06-01), Yoshida et al.

Affiliated with

Also associated with

Rating

Dynamic bias circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic bias circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic bias circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3993533