Boots – shoes – and leggings
Patent
1992-04-16
1994-04-05
MacDonald, Allen R.
Boots, shoes, and leggings
364DIG1, 364230, 3642301, 3642302, 3642315, 3642329, 3642382, 3642399, 364240, 3642412, 3642413, 3642414, 3642426, 3642427, 3642428, 3642429, 395725, G06F 1300
Patent
active
053012836
ABSTRACT:
In a data processing system having a plurality of commander nodes and at least one resource node interconnected by a system bus, a bus arbitration technique determines which commander node is to gain control of the system bus to access the resource node. The bus arbitration technique assigns priority levels to all commander nodes, with at least one commander node receiving more than one priority level. Each priority level has an associated signal path. During each arbitration, each contending commander node can activate or assert the signal path associated with its priority level, and the commander node having more than one priority level can assert the signal path associated with any one of its priority levels. All commander nodes monitor all the signal paths to determine the identity of the contending commander node that asserted the signal path associated with the highest priority level among those that were asserted, and, thus, the contending commander node that "won" the arbitration.
REFERENCES:
patent: 3593300 (1971-07-01), Driscoll, Jr.
patent: 3925766 (1975-12-01), Bardotti et al.
patent: 3983540 (1976-09-01), Keller et al.
patent: 4001984 (1977-01-01), Bardotti
patent: 4096571 (1978-06-01), Vander Mey
patent: 4229791 (1980-10-01), Levy et al.
patent: 4232294 (1980-11-01), Burke et al.
patent: 4257095 (1981-03-01), Nadir
patent: 4302808 (1981-11-01), Zanchi et al.
patent: 4313196 (1982-01-01), Oblonsky
patent: 4321669 (1982-03-01), Macmillian
patent: 4451881 (1984-05-01), Grice et al.
patent: 4467418 (1984-08-01), Quinquis
patent: 4493036 (1985-01-01), Boudreau et al.
patent: 4511959 (1985-04-01), Nicolas et al.
patent: 4543629 (1985-09-01), Carey et al.
patent: 4560985 (1985-12-01), Strecker et al.
patent: 4628447 (1986-12-01), Cartret et al.
patent: 4633394 (1986-12-01), Georgiou et al.
patent: 4644467 (1987-02-01), McCarthy
patent: 4748586 (1988-05-01), Bonci
patent: 4755938 (1988-07-01), Takahashi et al.
patent: 4785394 (1988-11-01), Fischer
patent: 4787033 (1988-11-01), Bomba et al.
patent: 4788639 (1988-11-01), Tamaru
patent: 4802087 (1989-01-01), Keeley et al.
patent: 4814974 (1989-03-01), Narayanan et al.
patent: 4914580 (1990-04-01), Jensen et al.
patent: 4920486 (1990-04-01), Nielson
patent: 4926418 (1990-05-01), Cidon et al.
patent: 4937733 (1990-06-01), Gillett, Jr. et al.
patent: 4969120 (1990-11-01), Azevedo et al.
patent: 4979100 (1990-12-01), Makris et al.
patent: 5034881 (1991-07-01), Hoashi et al.
patent: 5119292 (1992-01-01), Baker et al.
patent: 5133059 (1992-07-01), Ziegler et al.
patent: 5142682 (1992-08-01), Lemay et al.
patent: 5150358 (1992-09-01), Punj et al.
patent: 5155854 (1992-10-01), Flynn et al.
patent: 5168570 (1992-12-01), Eckert et al.
Hartwell David
Thacker Charles P.
Digital Equipment Corporation
MacDonald Allen R.
Sheikh Ayaz R.
LandOfFree
Dynamic arbitration for system bus control in multiprocessor dat does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic arbitration for system bus control in multiprocessor dat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic arbitration for system bus control in multiprocessor dat will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-519247