Duty factor control circuit with variable output pulse width fun

Details Duty factor control circuit with variable output pulse width fun Duty factor control circuit with variable output pulse width fun

1991-12-23

1992-11-10

Young, Wayne R.

Dynamic information storage or retrieval

Condition indicating, monitoring, or testing

Including radiation storage or retrieval

369 59, 369124, G11B 700

Patent

active

051630362

ABSTRACT:
A duty factor control circuit for use in an optical disk apparatus has first and second delay circuits for synchronously extending or shortening the width of an input pulse by equal amounts. The operation of the circuit is such that an output pulse center is synchronized with a center of a falling edge of a clock timing pulse, to compensate for time base errors.

REFERENCES:
patent: 3701937 (1972-10-01), Combs
patent: 4425637 (1984-01-01), Tanaka et al.
patent: 4468773 (1984-08-01), Seaton
patent: 4516235 (1985-05-01), Tarzaiski
patent: 4541083 (1985-09-01), Maeda et al.
patent: 4688204 (1987-08-01), Noyes, Jr. et al.
patent: 4719612 (1988-01-01), Kenjyo
patent: 4756005 (1988-07-01), Shedd
patent: 4788674 (1988-11-01), Maeda et al.
patent: 4797872 (1989-01-01), Rokutan
patent: 4937809 (1990-06-01), Miyadera et al.

Affiliated with

Also associated with

Rating

Duty factor control circuit with variable output pulse width fun does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Duty factor control circuit with variable output pulse width fun, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Duty factor control circuit with variable output pulse width fun will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2299902