Duty cycle correction methods and circuits

Details Duty cycle correction methods and circuits Duty cycle correction methods and circuits

2005-10-26

2010-11-23

Donovan, Lincoln (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Rectangular or pulse waveform width control

C327S291000

Reexamination Certificate

active

07839192

ABSTRACT:
Duty cycle correction (DCC) methods and circuits are provided for improving the quality of clock signals and reducing or eliminating duty cycle distortion. The performance of known duty cycle correction circuits, such as cross-coupled inverter or transmission gate DCC circuits, may be improved by coupling two or more DCC circuits in series to form a multi-stage DCC circuit. In multi-stage DCC circuits, the performance and sizing requirements imposed on the individual circuit stages are reduced as compared to single-stage DCC circuit implementations. Good duty cycle correction performance over a wide range of input signal duty cycles may therefore be ensured regardless of the performance of individual stages. Clocked-CMOS DCC circuits are also presented, the circuits operative to produce duty cycle corrected output signals while consuming minimal current and power. The clocked-CMOS DCC circuits include as few as four transistors, and are operative over wide ranges of input signal duty cycles.

REFERENCES:
patent: 5019724 (1991-05-01), McClure
patent: 6218879 (2001-04-01), Kilpatrick
patent: 6933759 (2005-08-01), Wu et al.
patent: 7005904 (2006-02-01), Minzoni
Numata, K., et al: “Ultra low power consumption heterojunction FET 8:1 MUX/1:8 DEMUX for 2.4 Gbps optical fiber communication systems”, Technical Digest, 17th Annual IEEE Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, pp. 39-42, Nov. 1995.
B. W. Garlepp and K.S. Donnelly, “A Portable Digital DLL for High-Speed CMOS Interface Circuits” IEEE J. Solid-State Circuits, vol. 34, No. 5, pp. 632-644, May 1999.
J. Lee and B. Kim, “A Low-Noise Fast-Lock Phase-Locked Loop with Adaptive Bandwidth Control,” IEEE J. Solid-State Circuits, vol. 35, No. 8, pp. 1137-1145, Aug. 2000.
J. Zhou and H. Chen, “A 1GHz 1.8V Monolithic CMOS PLL with Improved Locking,” Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems, vol. 1, pp. 458-461, Aug. 2001.
T. Ogawa and K. Taniguchi, “A 50% Duty-Cycle Correction Circuit for PLL Output,” IEEE International symposium on Circuits and Systems, vol. 4, pp. IV21-IV24, May 2002.
C. Jeong, C. Yoo, J. Lee and J Kih “Digital delay locked loop with open-loop digital duty cycle corrector for 1.2Gb/s/pin double data rate SDRAM,” Proceeding of the 30th European Solid-State Circuits Conference, pp. 379-382, Sep. 2004.
Y. Wang and J. Wang, “An All-Digital 50% Duty-Cycle Corrector,” Proceedings of the 2004 International Symposium on Circuits and Systems, vol. 2, p. II□925-8, May 2004.
R. Yang and S. Liu, “A Wide-Range Multiphase Delay-Locked Loop Using Mixed-Mode VCDLs” IEICE Trans. Electron., vol. E88-C, No. 6, pp. 1248-1252, Jun. 2005.

Affiliated with

Also associated with

Rating

Duty cycle correction methods and circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Duty cycle correction methods and circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Duty cycle correction methods and circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4152809