Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Rectangular or pulse waveform width control
Reexamination Certificate
2001-03-28
2003-04-01
Lam, Tuan T. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Rectangular or pulse waveform width control
C327S175000
Reexamination Certificate
active
06542015
ABSTRACT:
FIELD OF THE INVENTION
The present invention is related generally to clocked electronic circuits and more particularly to a credit for correcting the duty cycle of a clock signal and to circuits and methods employing the duty cycle correction circuit.
BACKGROUND OF THE INVENTION
The need for synchronized clock signals between two or more communicating circuits or components is well known. In many applications, it is desirable that the duty cycle of the clock signal be maintained at 50%. Most clock generation circuits and clock signal amplifier and buffer circuits introduce some level of error from the desired 50% duty cycle, however. Prior art approaches to duty cycle correction have typically employed the use of a large filter capacitor. An example is U.S. Pat. No. 5,572,158 to Lee et al., wherein a large capacitor is employed to slew limit the clock signal. Zbinden, U.S. Pat. No. 4,527,075, uses low pass filters to generate DC levels proportionate to the deviation from the desired duty cycle, which DC levels are used to generate a feedback correction signal. In U.S. Pat. No. 5,757,218, Blum uses a feedback circuit to adjust the delay imposed by a clock signal chopping circuit. Such approaches are disadvantageous, however, because the large physical size of the capacitor is undesirable and/or because such solutions have a long response time or are inefficient.
SUMMARY OF THE INVENTION
In a first aspect, the present invention provides a duty cycle correction circuit for receiving at a pair of differential inputs an uncorrected differential clock signal having a sinusoidal characteristic, and outputting at a pair of differential outputs a corrected differential square wave clock signal. The circuit includes a first differential pair of transistors coupled to a first current source at one of their sources and drains, coupled by the other of their sources and drains to a differential comparator, the connection nodes of the first differential pair of transistors and of the comparator comprising a pair of internal nodes. The differential comparator is responsive to crossovers in current at the pair of internal nodes to provide a differential square wave output signal at the pair of differential outputs. The first differential pair of transistors is coupled by their gates to the pair of differential inputs. The circuit also includes a second differential pair of transistors coupled to a second current source at one of their sources and drains, and is coupled to the pair of internal nodes at the other of their sources and drains. The second differential pair of transistors is adapted to receive differential control signals at their gates. A duty cycle correction feedback circuit is provided, having a pair of feedback inputs coupled to the pair of differential outputs and having a pair of feedback outputs providing the differential control signals. The duty cycle correction feedback circuit includes a capacitor coupled across the pair of feedback outputs, as well as circuitry for adding or subtracting charge to one plate of the capacitor in accordance with the corrected differential clock signal so as to control a differential voltage across the capacitor. The circuit includes an amplifier adapted to amplify and invert the differential voltage across the capacitor to provide the differential control signals at the pair of feedback outputs, the differential control signals having a level adapted to control current provided to the pair of internal nodes by the second amplifier so as to control the timing of the crossover of differential current at the pair of summing nodes to provide the desired duty cycle correction. In another aspect, the invention provides a method for correcting the duty cycle of an uncorrected differential clock signal having a sinusoidal characteristic and outputting a corrected differential square wave clock signal. In the method, the uncorrected differential clock signal is provided as an uncorrected differential current to a pair of summing nodes. A correction differential voltage is generated as a signal corresponding to the inverse of the corrected differential clock signal and having a common mode voltage of one of the correction differential signals relative to a common mode voltage of the other of the correction differential voltages that depends on the duty cycle of the uncorrected differential clock signal. A correction differential current is generated, corresponding to the correction differential voltage. The correction differential current is provided to the pair of summing nodes to produce a corrected differential current as the sum of the uncorrected differential current and the correction differential current so as to control the timing of the crossover of the corrected differential current at the pair of summing nodes to provide duty cycle correction. Finally, the corrected differential square wave clock signal is provided by generating a differential square wave voltage corresponding to the corrected differential current.
An object of the present invention is to provide a fast and efficient duty cycle correction circuit.
A further object of the present invention is to provide an efficient duty cycle correction circuit that can be realized using conventional semiconductor manufacturing processes, or using discrete components.
Yet another object of the present invention is to provide for data transmissions circuits and devices that provide for a high degree of jitter tolerance using clock signal duty cycle correction.
REFERENCES:
patent: 4527075 (1985-07-01), Zbinden
patent: 4648021 (1987-03-01), Alberkrack
patent: 5572158 (1996-11-01), Lee et al.
patent: 5757218 (1998-05-01), Blum
patent: 5912574 (1999-06-01), Bhagwan
patent: 5942947 (1999-08-01), Bhagwan
patent: 5945857 (1999-08-01), Havens
patent: 5963071 (1999-10-01), Dowlatabadi
patent: 6064248 (2000-05-01), Seki
patent: 6084452 (2000-07-01), Drost et al.
patent: 6169434 (2001-01-01), Portmann
Huang Huanzhang
Payne Robert
Wente Douglas
Zhou Jian
Brady III W. James
Lam Tuan T.
Moore J. Dennis
Texas Instruments Incorporated
LandOfFree
Duty cycle correction circuit and apparatus and method... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Duty cycle correction circuit and apparatus and method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Duty cycle correction circuit and apparatus and method... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3026029