Duty-cycle correction circuit

Details Duty-cycle correction circuit Duty-cycle correction circuit

2001-08-30

2002-07-30

Ton, My-Trang Nu (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Rectangular or pulse waveform width control

C327S115000, C327S116000

Reexamination Certificate

active

06426660

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention generally relates to clock signals used for timing and synchronization of digital data processing devices and systems and, more particularly, to clock signal duty-cycle correction.
2. Background Description
As many clock driven digital systems are required to perform at higher and higher speeds, designers are investigating different options to achieve this high speed operation. Designers may decide to use both the rising and the falling edge of a given clock signal to double the total number of operations. However, this requires a clock to output accurate 50% duty-cycle to prevent or reduce jitters and other timing related aberrations.
At relatively low frequencies of clock signals, one method to provide a desired symmetrical clock signal uses a conventional flip-flop circuit to perform an equivalent division-by-two for deriving an output clock signal frequency. The source clock frequency must be two times faster than the desired circuit design operating frequency for this method. However, as frequencies increase, the source clock frequency will reach the technology limitation before reaching the circuit design operating frequency. Conventional methods or topologies that have been proposed do not generate a very accurate multiply-by-2 output frequency because some of these methods use a digital controller to select a fixed number of delays. In the case of varying duty-cycles, using a fixed number of delays is not effective to generate accurate multiply-by-2 output frequencies.
SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide a duty-cycle correction circuit capable of correcting a clock with arbitrary duty-cycle to a 50% duty-cycle clock, with its original frequency maintained. Another object of the invention is to provide a method of translating a non-50% duty-cycle clock to an accurate 50% duty-cycle clock. Another, more particular object of the invention is to provide a duty-cycle correction circuit for correcting a clock with arbitrary duty-cycle to a 50% duty-cycle clock that is simple and cost efficient.
According to the invention, the duty-cycle correction circuit includes a divide-by-2 frequency divider and a multiply-by-2 clock doubler connected to the frequency divider. The present invention utilizes negative feedback, a reference 50% duty-cycle clock signal, and a current controlled delay block to maintain an accurate multiply-by-2 output frequency with 50% duty-cycle. A non-50% duty-cycle input clock signal is translated to an accurate 50% duty-cycle clock signal by converting a non-50% duty-cycle input clock signal having an input frequency to a 50% duty-cycle reference signal having a frequency of half the input frequency. The frequency of the 50% duty-cycle reference source signal is then converted to the input frequency while using an analog negative feedback to maintain a 50% duty-cycle.
In a preferred embodiment, the duty-cycle correction circuit translates the non50% duty-cycle clock signal to an accurate 50% duty-cycle clock using the divide-by-2 frequency divider and multiply-by-2 clock doubler. The divide-by-2 frequency divider converts the non-50% duty cycle input clock signal to the 50% duty-cycle reference signal having half of the original frequency. Then, the multiply-by-2 clock doubler converts this 50% duty-cycle reference signal back to the frequency of the inputted clock signal while using an analog negative feedback to maintain an accurate 50% duty-cycle. In this case, the source clock frequency and the design operating frequency are identical and can be pushed towards the technology limit.


REFERENCES:
patent: 4527075 (1985-07-01), Zbinden
patent: 4642490 (1987-02-01), Lawton
patent: 5103114 (1992-04-01), Fitch
patent: 5315164 (1994-05-01), Broughton
patent: 5757218 (1998-05-01), Blum
patent: 5912574 (1999-06-01), Bhagwan
patent: 5923621 (1999-07-01), Kanekal et al.
patent: 5942947 (1999-08-01), Bhagwan
patent: 5945862 (1999-08-01), Donnelly et al.
patent: 5945881 (1999-08-01), Lakshmikumar
patent: 5955902 (1999-09-01), Takada et al.
patent: 5963071 (1999-10-01), Dowlatabadi
patent: 6060922 (2000-05-01), Chow et al.
patent: 6100736 (2000-08-01), Wu et al.
patent: 6295328 (2001-09-01), Kim et al.

Affiliated with

Also associated with

Rating

Duty-cycle correction circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Duty-cycle correction circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Duty-cycle correction circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2817535