Duplicated logic and interconnection system for arbitration amon

Details Duplicated logic and interconnection system for arbitration amon Duplicated logic and interconnection system for arbitration amon

1992-10-16

1995-10-31

Harvey, Jack B.

Boots, shoes, and leggings

395309, 39520013, 364DIG1, 364230, 364239, 364240, 3642404, 3642426, 3642429, G06F 1300

Patent

active

054637414

ABSTRACT:
An information processing network includes multiple processing devices, a main storage memory, and an interface coupling the processing devices to the main storage memory. All processing devices contend for control of the interface on an equal basis, subject to a dynamically shifting sequence of priority rankings, invoked to resolve contentions for the interface or for one of a plurality of hardware class locks. The class locks are uniquely associated with different capabilities or classes of data operations, which reduces the number of contentions and allows multiple operations to proceed simultaneously. Arbitration logic encompassing all of the processing devices is duplicated in each of the processing devices, and kept coherent through an interconnection of multiple data buses. One bus is associated with each processing device, receives the output of the associated processing device and provides the output to each of the other processing devices. A lock sequencer includes a store-tracking feature that minimizes the time that any processor, after losing a contention for a lock, is in a hold condition.

REFERENCES:
patent: 4096569 (1978-06-01), Barlow
patent: 4096571 (1978-06-01), Vander Mey
patent: 4115851 (1978-09-01), Nagano
patent: 4385350 (1983-05-01), Hansen
patent: 4394727 (1983-07-01), Hoffman et al.
patent: 4402046 (1983-08-01), Cox et al.
patent: 4467418 (1984-08-01), Quinquis
patent: 4484273 (1984-11-01), Stiffler et al.
patent: 4488219 (1984-12-01), Lemaire et al.
patent: 4574350 (1986-03-01), Starr
patent: 4604694 (1986-08-01), Hough
patent: 4620278 (1986-10-01), Ellsworth et al.
patent: 4621342 (1986-11-01), Capizzi et al.
patent: 4663708 (1987-05-01), Taub
patent: 4665484 (1987-05-01), Nanba
patent: 4727485 (1988-02-01), Keshlear et al.
patent: 4787041 (1988-11-01), Yount
patent: 4805106 (1989-02-01), Pfeifer
patent: 4807111 (1989-02-01), Cohen et al.
patent: 4814974 (1989-03-01), Narayanan
patent: 4920486 (1990-04-01), Nielsen
patent: 4982322 (1991-01-01), Eggers
patent: 5151994 (1992-09-01), Wille et al.
Technical Disclosure Bulletin, D1-85, pp. 4758-4759, (Summary Only), Champion et al., "Cross-Boundary Storage Micro Word Lockout Mechanism for a Dual Stream Processor System".
"System X: The Processor Utility" D. J. Troughton et al, British Telecommunications Engineering, vol. 3, No. 4, Jan. 1985, London, GB, pp. 226-240.
"Proceedings of the International Conference on Very Large Data Bases", Sep. 1981, A Resource Class Independent Deadlock Detection Algorithm, C. Beeri and R. Obermarck, pp. 166-178.
"The OSUIMPS Multiprocessor System", M. S. Obaldat et al, pp. 882-883, VLSI and Computers First International Conference on Computer Technology, Systems and Applications-May 1987.

Affiliated with

Also associated with

Rating

Duplicated logic and interconnection system for arbitration amon does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Duplicated logic and interconnection system for arbitration amon, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Duplicated logic and interconnection system for arbitration amon will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1780603