Excavating
Patent
1987-09-08
1989-08-08
Pellinen, A. D.
Excavating
364200, G06F 1516
Patent
active
048560006
ABSTRACT:
Duplicated circuit arrangement comprising a main processor (30) and its P bit data bus (44), and two identical redundant devices (21:22), each device is comprised of a processing element (23;35) performing the same task in parallel on a P bits word, and send/receive circuits (24,25;36,37) controlled by the main processor through lines (SR11 to SR22) to transmit said word to and from said main processor. For each device, the send/receive circuits are split into two parts. Send/receive circuit of the first device (21) is split in two parts (24, 25); the first part (24) handles the P/2 Most Significant Bits (MSB's) and the second part (25) handles the P/2 Less Significant Bits (LSB's). In normal operation, during the transmission step, only the first part (24) is allowed to send bits on one half (33) of the data bus (44). Symmetrically send/receive circuit of the second device (22), is also split in two parts (36, 37); the first section (36) handles the P/2 Most Significant bits (MSB's) and the second part (37) handles the P/2 Less Significant Bits Z(LSB's); only the second part (37) is allowed to send bits on the other half (34) of the data bus (44). Therefore, the data bus driving effort is equally shared between the two devices, the maximum number of simultaneous switching is P/2 for each device. This reduction allows greater transmission speed on large busses.
REFERENCES:
patent: 3395396 (1968-07-01), Pasterak
patent: 4071890 (1978-01-01), Pandeya
patent: 4099234 (1978-07-01), Woods et al.
patent: 4270167 (1981-05-01), Koehler et al.
patent: 4351025 (1982-09-01), Hall, Jr.
patent: 4484264 (1984-11-01), Friedli et al.
patent: 4486826 (1984-12-01), Wolff et al.
"On-Chip Tristate Driver" by Schettler et al., IBM Technical Disclosure Bulletin, vol. 25, No. 5, 10/1982, p. 2347-2348.
Bauge Michel
Boudon Gerard
Mollier Pierre
Peter Jean-Luc
Yamour Yiannis J.
Ellis William T.
Evans Geoffrey S.
International Business Machines - Corporation
Pellinen A. D.
LandOfFree
Duplicated circuit arrangement for fast transmission and repaira does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Duplicated circuit arrangement for fast transmission and repaira, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Duplicated circuit arrangement for fast transmission and repaira will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-911500