Boots – shoes – and leggings
Patent
1992-04-24
1994-06-07
Dixon, Joseph L.
Boots, shoes, and leggings
364DIG1, 3642434, 3642283, 36424344, G06F 1208
Patent
active
053197666
ABSTRACT:
A processor apparatus for use in a multiprocessor computer system having a main memory storing a plurality of data items and being coupled to a bus operating according of a SNOOPY protocol. The processor apparatus includes a processor, a primary cache, a backup cache and a bus interface. The backup cache memory a first TAG store comprising a plurality of VALID indicators, one VALID indicator for each of the data items currently contained in the backup cache memory. The primary cache memory includes a second TAG store comprising a plurality of address indicators and a plurality of VALID indicators, one address indicator and one VALID indicator for each of the data items currently contained in the primary cache memory. The interface includes a duplicate TAG store coupled to the primary cache memory, the duplicate TAG store consisting of a copy of the address indicators of the second TAG store. The bus interface is coupled to the processor, the backup cache memory and to the bus. The bus interface operates in accordance with a SNOOPY protocol to monitor transactions on the bus for write transactions affecting data items in the corresponding backup cache memory having set VALID indicators. The bus interface will invalidate or update each VALID data item of the backup cache memory when there is a write transaction affecting data item and assert an invalidate signal for an affected data item indicated by the address indicators of the duplicate TAG store. The invalidate signal causes the VALID indicator in the second TAG store for the affected data item to be cleared.
REFERENCES:
patent: 3771137 (1973-11-01), Banner et al.
patent: 4471429 (1984-09-01), Porter et al.
patent: 4794521 (1988-12-01), Ziegler et al.
patent: 4807110, Pomerene et al.
patent: 4928225 (1990-05-01), McCarthy et al.
patent: 4930106 (1990-05-01), Danilenko et al.
patent: 4977498 (1990-12-01), Rastegan et al.
patent: 4992930 (1991-02-01), Gilfeather et al.
patent: 5025365 (1991-06-01), Mathur et al.
patent: 5097409 (1992-03-01), Schwartz et al.
patent: 5136700 (1992-08-01), Thacker
patent: 5148533 (1992-09-01), Joyce et al.
patent: 5155843 (1992-10-01), Stamm et al.
patent: 5226146 (1993-07-01), Milia et al.
Godiwala Nitin D.
Maskas Barry A.
Metzger Jeffrey A.
Thaller Kurt M.
Digital Equipment Corporation
Dixon Joseph L.
Kim Matthew
LandOfFree
Duplicate tag store for a processor having primary and backup ca does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Duplicate tag store for a processor having primary and backup ca, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Duplicate tag store for a processor having primary and backup ca will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-800622