Dual UART device with a reduced package pin number

Details Dual UART device with a reduced package pin number Dual UART device with a reduced package pin number

1996-09-11

1998-10-20

Chin, Stephen

Pulse or digital communications

Transceivers

Transmission interface between two stations or terminals

375239, H04B 138, H04L 516

Patent

active

058258159

ABSTRACT:
A circuit arrangement between an input/output (I/O) integrated circuit (IC) and an I/O coupler IC includes a first universal asynchronous receiver-transmitter (UART) and a second UART provided within the I/O IC, each of the UART having a plurality of output serial terminals and input serial terminals, a first pulse position modulation (PPM) circuit connected to the parallel output terminals of the first UART and the second UART and having an output pin, a first pulse position demodulation (PPDM) circuit connected to the parallel input terminals of the first UART and the second UART and having two input pins, a second PPDM circuit provided within the I/O coupler IC and connected to the output pin of the first PPM circuit with two sets of output terminals, a second PPM circuit provided within the I/O coupler IC and connected to the input pins of the first PPDM circuit with two sets of input terminals, two voltage converters each respectively connected with a set of input terminals of the second PPM circuit and a set of output terminals of the second PPDM circuit and having a set of input parallel pins and a set of output parallel pins, a control circuit/clock generator provided within the I/O IC and having two output pins, and a control circuit provided within the I/O coupler IC and having two input pins connected to the output pins of the control circuit/clock generator.

REFERENCES:
patent: 4384307 (1983-05-01), Kuzmik et al.
patent: 4903280 (1990-02-01), Lang et al.
patent: 4995058 (1991-02-01), Byers et al.
patent: 5113278 (1992-05-01), Degura et al.
patent: 5267263 (1993-11-01), Feezel et al.
patent: 5411536 (1995-05-01), Armstrong
patent: 5446757 (1995-08-01), Chang
patent: 5475381 (1995-12-01), Williamson et al.
patent: 5623480 (1997-04-01), Hartmann et al.
patent: 5640433 (1997-06-01), Szczebak, Jr. et al.
patent: 5703871 (1997-12-01), Pope et al.

Affiliated with

Also associated with

Rating

Dual UART device with a reduced package pin number does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual UART device with a reduced package pin number, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual UART device with a reduced package pin number will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-253523