Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate
2005-02-01
2005-02-01
Tokar, Michael (Department: 2829)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
Reexamination Certificate
active
06849518
ABSTRACT:
A method and apparatus for forming shallow and deep isolation trenches in a substrate so that the shallow and deep isolation trenches are aligned without mis-registration. The method includes forming a plurality of shallow trenches, covering a portion of the plurality of shallow trenches, then etching the uncovered shallow trenches to create deeper trenches.
REFERENCES:
patent: 6033961 (2000-03-01), Xu et al.
patent: 6097076 (2000-08-01), Gonzalez et al.
patent: 6207534 (2001-03-01), Chan et al.
patent: 6461934 (2002-10-01), Nishida et al.
patent: 6656815 (2003-12-01), Coolbaugh et al.
patent: 6660653 (2003-12-01), Tzu et al.
patent: 6667222 (2003-12-01), Su et al.
Lu Allen
Pangal Kiran
Parat Krishna
Kilday Lisa
Tokar Michael
LandOfFree
Dual trench isolation using single critical lithographic... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual trench isolation using single critical lithographic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual trench isolation using single critical lithographic... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3503600