Dual reference phase tracking phase-locked loop

Details Dual reference phase tracking phase-locked loop Dual reference phase tracking phase-locked loop

2011-08-02

2011-08-02

Cho, James H. (Department: 2819)

Oscillators

Automatic frequency stabilization using a phase or frequency...

Afc with logic elements

C331S00100A, C331S011000, C331S017000, C331S014000, C331S025000

Reexamination Certificate

active

07990224

ABSTRACT:
A phase-locked loop circuit having a dual-reference input and a phase detector. The dual-reference input is configured to accept both a rising edge of an input clock having a first phase and a falling edge of the input clock having a second phase. The phase detector is coupled to the dual-reference input and is configured to produce a center phase signal based upon and centered in phase between the first and second phases. The phase detector is further configured with a feedback loop to adjust any tracking error and provide a tracking output signal. The phase detector system maintains both a high tracking bandwidth and a bounded jitter amplification based as a result of the dual reference signal. The high tracking bandwidth and the bounded jitter amplification are independent of an applied loop gain.

REFERENCES:
patent: 4464638 (1984-08-01), Crowley et al.
patent: 4942365 (1990-07-01), Satterwhite
patent: 4984255 (1991-01-01), Davis et al.
patent: 5315269 (1994-05-01), Fujii
patent: 5457428 (1995-10-01), Alder et al.
patent: 6304118 (2001-10-01), Ikeno et al.
patent: 6590457 (2003-07-01), Schrodinger
patent: 6741109 (2004-05-01), Huang et al.
patent: 7151814 (2006-12-01), Kong et al.
patent: 7251573 (2007-07-01), Sanduleanu et al.
patent: 7266172 (2007-09-01), Hairapetian et al.
patent: 7405628 (2008-07-01), Hulfachor et al.
patent: 2006/0242445 (2006-10-01), Aweya et al.
patent: 1885067 (2008-02-01), None
patent: 2335322 (1999-09-01), None
patent: 2001-0044827 (2001-02-01), None
patent: WO-2008/133899 (2008-11-01), None
M.E. Lee et al., “Jitter Transfer Characteristics of Delay-Locked Loops—Theories and Design Techniques”, IEEE J. of Solid-State Circuits, vol. 38, No. 4, Apr. 2003, pp. 614-621.
“International Application Serial No. PCT/US2008/005223, Search Report mailed Jul. 24, 2008” 6 pages.
“International Application Serial No. PCT/US2008/005223, Written Opinion mailed Jul. 24, 2008” 5 pages.

Affiliated with

Also associated with

Rating

Dual reference phase tracking phase-locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual reference phase tracking phase-locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual reference phase tracking phase-locked loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2711900