Dual redundant error detection system for counters

Details Dual redundant error detection system for counters Dual redundant error detection system for counters

1979-11-02

1981-03-10

Smith, Jerry

Excavating

235 92EC, 371 68, G06F 1116, H03K 2134

Patent

active

042558093

ABSTRACT:
A pair of identical multiple stage digital counters receive count advance inputs designating the occurrence of the event being monitored but with the inputs displaced so the counters do not advance simultaneously. Only the upper order stages of the counters are compared so the contents will appear equal at times and different at other times. If the compared counts are different when they should be equal or equal when they should differ, an error is indicated.

REFERENCES:
patent: 3058655 (1962-10-01), Arneth, Jr.
patent: 3578956 (1971-05-01), McCall
patent: 3609308 (1971-09-01), Lemon et al.
patent: 3683345 (1972-08-01), Faulkes et al.
patent: 3688201 (1972-08-01), Pommerening
patent: 3745544 (1973-07-01), Ono
patent: 3754241 (1973-08-01), Maehara
patent: 3789408 (1974-01-01), Ichihara et al.
patent: 3895293 (1975-07-01), Munz
patent: 3898444 (1975-08-01), Cordi et al.
patent: 4031478 (1977-06-01), Clark
patent: 4131856 (1978-12-01), Chapman
patent: 4189635 (1980-02-01), Sheller

Affiliated with

Also associated with

Rating

Dual redundant error detection system for counters does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual redundant error detection system for counters, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual redundant error detection system for counters will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1297795