Dual protocol stack for maximum speed access to a...

Details Dual protocol stack for maximum speed access to a... Dual protocol stack for maximum speed access to a...

2005-11-08

2005-11-08

Prieto, Beatriz (Department: 2142)

Electrical computers and digital processing systems: multicomput

Computer-to-computer protocol implementing

C709S250000, C370S902000

Reexamination Certificate

active

06963922

ABSTRACT:
A control system includes an Internet web interface to a network of at least one programmable logic control system running an application program for controlling output devices in response to status of input devices. The Web interface runs Web pages from an Ethernet board coupled directly to the PLC back plane and includes an HTTP protocol interpreter, a PLC back plane driver, a TCP/IP stack, and an Ethernet board kernel. The Web interface provides access to the PLC back plane by a user at a remote location through the Internet. The interface translates the industry standard Ethernet, TCP/IP and HTTP protocols used on the Internet into data recognizable to the PLC. Using this interface, the user can retrieve all pertinent data regarding the operation of the programmable logic controller system.

REFERENCES:
patent: 4319338 (1982-03-01), Grudowski et al.
patent: 4937777 (1990-06-01), Flood et al.
patent: 4953074 (1990-08-01), Kametani et al.
patent: 5012402 (1991-04-01), Akiyama
patent: 5072412 (1991-12-01), Henderson, Jr. et al.
patent: 5122948 (1992-06-01), Zapolin
patent: 5131092 (1992-07-01), Sackmann et al.
patent: 5151896 (1992-09-01), Bowman et al.
patent: 5157595 (1992-10-01), Lovrenich
patent: 5159673 (1992-10-01), Sackmann et al.
patent: 5225974 (1993-07-01), Mathews et al.
patent: 5245704 (1993-09-01), Weber et al.
patent: 5251302 (1993-10-01), Weigl et al.
patent: 5297257 (1994-03-01), Struger et al.
patent: 5307463 (1994-04-01), Hyatt et al.
patent: 5321829 (1994-06-01), Zifferer
patent: 5379291 (1995-01-01), Herzberg et al.
patent: 5398336 (1995-03-01), Tantry et al.
patent: 5406473 (1995-04-01), Yoshikura et al.
patent: 5420977 (1995-05-01), Sztipanovits et al.
patent: 5598536 (1997-01-01), Slaughter, III et al.
patent: 5613115 (1997-03-01), Gihl et al.
patent: 5623652 (1997-04-01), Vora et al.
patent: 5625781 (1997-04-01), Cline et al.
patent: 5710708 (1998-01-01), Wiegand
patent: 5734831 (1998-03-01), Sanders
patent: 5805442 (1998-09-01), Crater et al.
patent: 5950006 (1999-09-01), Crater et al.
patent: 5975737 (1999-11-01), Crater et al.
patent: 5982362 (1999-11-01), Crater et al.
patent: 5997167 (1999-12-01), Crater et al.
patent: 6091737 (2000-07-01), Hong et al.
patent: 6122670 (2000-09-01), Bennett et al.
patent: 6282454 (2001-08-01), Papadopoulos
patent: 6321272 (2001-11-01), Swales
patent: 6327511 (2001-12-01), Naismith et al.
patent: 6587884 (2003-07-01), Papadopoulos et al.
APACS Process Supervisor, Moore Products Co, PI39APS-1, Jun. 1995, pp. 1-11.
TCP/IP Illustrated vol. 1, The Protocols, Stevens, R.W., Addison-Wesley, Jan. 1999, pp. 13-14 and 175-176.
Using World Wide Web for Control Systems, F. Momal, C. Pinto-Pereira, AT Division CERN, 1211 Geneva 23, http://mish231.cern.ch/Docs/ICALEPCS/1995/icalep95.htm.

Affiliated with

Also associated with

Rating

Dual protocol stack for maximum speed access to a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual protocol stack for maximum speed access to a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual protocol stack for maximum speed access to a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3453972