Dual prediction branch system having two step of branch recovery

Details Dual prediction branch system having two step of branch recovery Dual prediction branch system having two step of branch recovery

1997-05-05

1998-09-22

An, Meng-Ai T.

395582, G06F 938

Patent

active

058128395

ABSTRACT:
A four stage branch instruction resolution system for a pipelined processor is disclosed. A first stage of the branch instruction resolution system predicts the existence and outcome of branch instructions within an instruction stream such that an instruction fetch unit can continually fetch instructions. A second stage decodes all the instructions fetched. If the decode stage determines that a branch instruction predicted by the first stage is not a branch instruction, the decode stage flushes the pipeline and restarts the processor at a corrected address. The decode stage verifies all branch predictions made by the branch prediction stage. Finally, the decode stage makes branch predictions for branches not predicted by the branch prediction stage. A third stage executes all the branch instructions to determine a final branch outcome and a final branch target address. The branch execution stage compares the final branch outcome and final branch target address with the predicted branch outcome and predicted branch target address to determine if the processor must flush the front-end of the microprocessor pipeline and restart at a corrected address. A final branch resolution stage retires all branch instructions. The retirement stage ensures that any instructions fetched after a mispredicted branch are not committed into permanent state.

REFERENCES:
patent: 4750112 (1988-06-01), Jones et al.
patent: 4853840 (1989-08-01), Shibuya
patent: 4991080 (1991-02-01), Emma et al.
patent: 5072364 (1991-12-01), Jardine et al.
patent: 5163140 (1992-11-01), Stiles et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5265213 (1993-11-01), Weiser et al.
patent: 5353421 (1994-10-01), Emma et al.
patent: 5367703 (1994-11-01), Levitan
patent: 5414822 (1995-05-01), Saito et al.
patent: 5442756 (1995-08-01), Grochowski et al.
patent: 5448705 (1995-09-01), Nguyen et al.
patent: 5463745 (1995-10-01), Vidwans et al.
patent: 5465336 (1995-11-01), Imai et al.
patent: 5487156 (1996-01-01), Popesco et al.
patent: 5542109 (1996-07-01), Blomgren et al.
patent: 5561776 (1996-10-01), Popescu et al.
patent: 5592636 (1997-01-01), Popescu et al.
patent: 5606672 (1997-02-01), Grochowski et al.
patent: 5625837 (1997-04-01), Popescu et al.
D.R. Kaeli, et al., Contrasting Instruction-Fetch Time and Instruction-Decode Time Branch Prediction Mechanisms: Achieving Synergy Through Their Cooperative Operation, Microprocessing and MicroProgramming, pp. 401-408 (Sep. 1992).
D.J. Lilja, Reducing the Branch Penalty in Pipelined Processors, Computer, pp. 47-55 (Jul. 1988).
Peleg, et al., Future Trends in Microprocessors: Out-of-Order Execution, Speculative Branching and Their CISC Performance Potential, 17th Convention of Electrical & Electronics Engineers in Israel, pp. 263-266 (Mar. 1991).
Torng, et al., On Instruction Windowing for Fine Grain Parallelism in High-Performance Processors, Phoenix Conference on Computers and Communication, pp. 98-104, (Mar. 1993).
Lightner, et al., The Metaflow Lightning Chipset, 36th Computer Society International Conference, pp. 13-18, (Feb. 1991).
Proceedings from The 19th Annual International Symposium on Computer Architecture, published 1992 by Association for Computing Machinery, New York, pp. 124-134, Entitled: Alternative Implementations of Two-Level Adaptive Branch Prediction, Authors: Tse-Yu Yeh and Yale N. Patt.
Publication: Computer, published Jan. 1984, pp. 6-22, Entitled: Branch Prediction Strategies and Branch Target Buffer Design, Authors: Johnny K.F. Lee, Hewlett-Packard and Alan Jay Smith, University of California, Berkeley.
Published by the Association for Computing Machinery, 1992, pp. 76-84, Entitled: Improving the Accuracy of Dynamic Branch Prediction Using Branch Correlation, Authors: Shien-Tai Pan and Kimming So, IBM Corp., and Joseph T. Rahmeh, University of Texas, Austin.
Published by the Association for Computing Machinery, 1991, pp. 51-61, Entitled: Two-Level Adaptive Training Branch Prediction, Authors: Tse-Yu Yeh and Yale N. Patt, University of Michigan.
Published by Prentice Hall, 1991, pp. 57-85, 261-273, Entitled: Superscalar Microprocessor Design, Author: Mike Johnson, Advanced Micro Devices.
IEEE Micro, Published Jun., 1991, pp. 10-13, and 63-73, Authors: Val Popescu, et al., Entitled: The Metaflow Architecture.

Affiliated with

Also associated with

Rating

Dual prediction branch system having two step of branch recovery does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual prediction branch system having two step of branch recovery, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual prediction branch system having two step of branch recovery will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1633531