Dual-port random access memory having reduced architecture

Details Dual-port random access memory having reduced architecture Dual-port random access memory having reduced architecture

1995-02-28

1996-07-09

Yoo, Do Hyun

Static information storage and retrieval

Addressing

Plural blocks or banks

365 51, 36518902, 36518905, 36518912, 36523002, 36523008, 365240, G11C 700

Patent

active

055351727

ABSTRACT:
A dual-port semiconductor memory device is disclosed that includes a number of array blocks (12) having memory cells disposed in rows and local columns, with each local column having a local bit line pair (30). A sense amplifier row (28) is associated with each array block (12) and includes a sense amplifier (28) coupled to each local bit line pair (30). Each sense amplifier row (14) is commonly connected through a number of bit line gates (32) to global bit line pairs (26) disposed on a higher fabrication layer than that of the local bit lines (30). A block decode signal commonly activates all the bit line gates (32) of one array block to couple the global bit lines (26) to one sense amplifier row (14). The global bit lines (26) are also connected to a column decoding section (18) which provides random input/output selection of a global bit line pair (26). A latch row (20) is also coupled to the global bit lines ( 26) through a number of latch gates (42). The latch gates (42) provide parallel input/output to the global bit line pairs (26). The latch row (20) is coupled to a serial shift register (22) for serial output of data stored within the latch row (20). In an alternate embodiment, there are one half the number of global bit line pairs (26) as there are local bit line pairs (30) in a given block array (12). Even and odd local bit line pairs (30) are multiplexed onto the global bit lines (26) by pairs of bit line gates (32). Correspondingly, the global bit lines (26) are multiplexed to even and odd latches (40) in the latch row (20).

REFERENCES:
patent: 4281401 (1981-07-01), Redwine et al.
patent: 4541075 (1985-09-01), Dill et al.
patent: 4769789 (1988-09-01), Noguchi et al.
patent: 5440521 (1995-08-01), Tsumozaki et al.
patent: 5442770 (1995-08-01), Barratt
patent: 5473566 (1995-12-01), Rao

Affiliated with

Also associated with

Rating

Dual-port random access memory having reduced architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual-port random access memory having reduced architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual-port random access memory having reduced architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1873532