Dual port ram

Static information storage and retrieval – Addressing – Including particular address buffer or latch circuit...

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

36518905, 36523005, G11C 800

Patent

active

058124861

ABSTRACT:
A structure for the data processing device, including a memory cell array part having a plurality of memory cells for storing data, first and second address terminals for receiving address signals, a first controller for receiving a first read signal and generating a first read control signal, a second controller for receiving a second read signal and generating a second read control signal, a first latch circuit for holding data provided by a memory cell corresponding to an address signal provided at the first address terminal in response to the first read control signal, and a second latch circuit for holding data provided by a memory cell corresponding to the address signal provided at the second address terminal in response to the second read control signal.

REFERENCES:
patent: 5323355 (1994-06-01), Kato
patent: 5375089 (1994-12-01), Lo
patent: 5572477 (1996-11-01), Juns

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Dual port ram does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual port ram, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual port ram will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1629895

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.