Dual-port memory with selective read data output prohibition

Details Dual-port memory with selective read data output prohibition Dual-port memory with selective read data output prohibition

1994-08-31

1995-10-17

Gossage, Glenn

Static information storage and retrieval

Magnetic bubbles

Guide structure

36518907, 365195, 36523005, 380 4, 3642448, 3642592, 3649659, 3649694, 364DIG1, 395479, G06F 1214, G06F 13376, G11C 11407, G11C 11413

Patent

active

054598516

ABSTRACT:
A dual-port memory is interposed between a host system and a slave system in a multiprocessor system, and data transmission between the host system and the slave system is performed through the dual-port memory using first and second input/output ports, the dual-port memory being accessible from the host system and the slave system simultaneously. An address region of the dual-port memory is placed overlapping the address space of an internal memory of the host system, so that no change is needed in programming in the host system, however, data collision may be generated in a region in the address space shared by the internal memory and the dual-port memory. In order to prevent data collision, the dual-port memory includes a memory cell array having a plurality of memory cells, first cell selection circuitry and second cell selection circuitry, and read data output prohibiting circuitry which prohibits data read out from a selected memory cell from being output to the host system. The output of data read out from a portion of the memory cells in the memory array may be prohibited instead.

REFERENCES:
patent: 3742458 (1973-06-01), Inoue et al.
patent: 4577292 (1986-03-01), Bernstein
patent: 4590552 (1986-05-01), Guttag et al.
patent: 4742487 (1988-05-01), Bernstein
patent: 4823321 (1989-04-01), Aoyama
patent: 4975870 (1990-12-01), Knicely et al.
patent: 4975878 (1990-12-01), Boddu et al.
patent: 5014247 (1991-05-01), Albachten, III et al.
patent: 5036491 (1991-07-01), Yamaguchi et al.
patent: 5097445 (1992-03-01), Yamauchi
"Dual-Port-RAM-Speicher mit quasigleichzeitigem Zugriff", by Ing. (grad) H. R. Schindlbeck, Elektronik Informationen, Nr. 12-1983, pp. 52-53.

Affiliated with

Also associated with

Rating

Dual-port memory with selective read data output prohibition does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual-port memory with selective read data output prohibition, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual-port memory with selective read data output prohibition will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-605213