Boots – shoes – and leggings
Patent
1992-04-10
1993-05-11
Anderson, Lawrence E.
Boots, shoes, and leggings
395164, 3642448, 364DIG1, 3642441, G11C 1900, G11C 700
Patent
active
052106390
ABSTRACT:
In a video computer system having a dual-port bit-mapped RAM unit incorporating a shift register, provision is made for coupling data between column lines and the shift register, and for simultaneously preventing any column line from being coupled with the random data output terminal of the RAM unit. Accordingly, this prevents two or more different data bits from appearing simultaneously from the RAM unit and causing confusion as to which is the valid signal and which is a spurious signal.
REFERENCES:
patent: 3869603 (1975-03-01), Auspurg et al.
patent: 4023142 (1977-05-01), Woessner
patent: 4417304 (1983-11-01), Dinwiddie
patent: 4541075 (1985-09-01), Dill
IBM Technical Disclosure Bulletin, vol. 23, No. 8, Jan. 1981, "All Points-Addressable Raster Scan Graphics for Cathode Raytube with Dual-Ported Bit Map", pp. 3553-3555.
Analysis and Design of Digital Integrated Circuits, by Hodges, et al., Copyright to 1983, pp. 359-397.
Pinkham Raymond
Redwine Donald J.
Anderson Lawrence E.
Donaldson Richard L.
Havill Richard B.
Heiting Leo N.
Texas Instruments Inc.
LandOfFree
Dual-port memory with inhibited random access during transfer cy does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual-port memory with inhibited random access during transfer cy, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual-port memory with inhibited random access during transfer cy will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1355336