Boots – shoes – and leggings
Patent
1980-12-29
1983-11-15
Shaw, Gareth D.
Boots, shoes, and leggings
G06F 1516, G06F 1300
Patent
active
044159722
ABSTRACT:
There is provided a circuit which automatically selects one or the other of at least two contending processor circuits and selectively grants the selected processor circuit access to an exchange memory in a regulated and prioritized manner.
REFERENCES:
patent: 4065809 (1977-12-01), Matsomoto
Battjer Eugene T.
Dorsey D. K.
Shaw Gareth D.
Sperry Corporation
Weber Jr. G. Donald
LandOfFree
Dual port memory interlock does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dual port memory interlock, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual port memory interlock will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-162357