Dual-port memory having pipelined serial output

Details Dual-port memory having pipelined serial output Dual-port memory having pipelined serial output

1987-10-29

1989-09-12

Moffitt, James W.

Static information storage and retrieval

Addressing

365236, 36523008, G11C 800

Patent

active

048666785

ABSTRACT:
A dual-port memory which features a pipelined serial port is disclosed. The serial side of the dual-port memory contains a ripple counter which is broken between predetermined stages. The contents of the stages above the break are decoded to select a group of bits of the serial register for output, and the contents latched in a latch. In serial output, the contents of the stages below the break are decoded, so that responsive to the stages below the break reaching a certain value, the stages above the break are incremented and the incremented value decoded. Pass transistors between the register and the latch are turned off during such time as the incremented value is being decoded, so that the new value will not disturb the output. The latched output is selectively presented by a multiplexer which selects the latch bits responsive to the value of the stages below the break. Upon the value of the stages reaching its minimum value (i.e., the first bit of the next group), the pass transistors are enabled so that the contents corresponding to the incremented contents of the stages above the break are next presented at the output. Logic is provided so that during serial input the stages are not broken, to prevent the early incrementing of the counter prior to storage of the input data. Logic is also provided so that, initially after the counter is loaded with a new value, the first bits are output being disturbed by an early incrementing of the counter stages above the break.

REFERENCES:
patent: 4347587 (1982-08-01), Rao
patent: 4642797 (1987-02-01), Hoberman
patent: 4689741 (1987-08-01), Redwine et al.

Affiliated with

Also associated with

Rating

Dual-port memory having pipelined serial output does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual-port memory having pipelined serial output, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual-port memory having pipelined serial output will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-922600