Dual port, dual speed image memory access arrangement

Details Dual port, dual speed image memory access arrangement Dual port, dual speed image memory access arrangement

1989-12-15

1992-10-20

Fleming, Michael R.

Static information storage and retrieval

Magnetic bubbles

Guide structure

36523005, 3642391, 364DIG1, 36496431, 3649659, 364DIG2, G06F 1300

Patent

active

051577755

ABSTRACT:
A dual port, dual speed image memory interface is capable of controllably inputting or outputting medium speed serial data through a medium speed port at the same time that high speed serial imagery data is being supplied to or read from a high speed data rate port. Access to the medium speed port is through a mux/demux unit, which is coupled to receive imagery data at the medium data rate and controllably writes successive data signals, in parallel, into respective ones of a set of plural memory units, and controllably reads out data from the parallel-connected memory units and assembles the accessed data in the form of a serial output digital data stream for transmission to a requesting destination device signals at the medium data rate. Access to the high speed port is through a high data rate shift register, which is coupled to receive high speed imagery data and controllably transfers successive pixel signals, in parallel, to the input stage of each internal shift registers that are coupled to respective row access ports of the plurality of parallel-connected memory units. During high speed read out successive rows of memory data are transferred from the internal shift registers into a respective stage of the high data rate shift register, which is then serially clocked for high speed readout.

REFERENCES:
patent: 4435792 (1984-03-01), Bechtolsheim
patent: 4597061 (1986-06-01), Cline et al.
patent: 4631692 (1986-12-01), Broedner
patent: 4646270 (1987-02-01), Voss
patent: 4663735 (1987-05-01), Novak et al.
patent: 4665495 (1987-05-01), Thaden
patent: 4789960 (1988-12-01), Willis
patent: 4794464 (1988-12-01), Sasson
patent: 4821226 (1989-04-01), Christopher et al.
patent: 4845661 (1989-07-01), Shimada
patent: 4870621 (1989-09-01), Nakada
patent: 4905189 (1990-02-01), Brunolli
patent: 4987559 (1991-01-01), Miyauchi et al.

Affiliated with

Also associated with

Rating

Dual port, dual speed image memory access arrangement does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dual port, dual speed image memory access arrangement, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dual port, dual speed image memory access arrangement will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-200063